{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:23:24Z","timestamp":1771705404066,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001807","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61832007,62104128,U19B2019,U21B2031"],"award-info":[{"award-number":["61832007,62104128,U19B2019,U21B2031"]}],"id":[{"id":"10.13039\/501100001807","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.23919\/date56975.2023.10137203","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:32:57Z","timestamp":1685734377000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Minimizing Communication Conflicts in Network-On-Chip Based Processing-In-Memory Architecture"],"prefix":"10.23919","author":[{"given":"Hanbo","family":"Sun","sequence":"first","affiliation":[{"name":"BNRist, Tsinghua University,Department of Electronic Engineering,Beijing,China"}]},{"given":"Tongxin","family":"Xie","sequence":"additional","affiliation":[{"name":"BNRist, Tsinghua University,Department of Electronic Engineering,Beijing,China"}]},{"given":"Zhenhua","family":"Zhu","sequence":"additional","affiliation":[{"name":"BNRist, Tsinghua University,Department of Electronic Engineering,Beijing,China"}]},{"given":"Guohao","family":"Dai","sequence":"additional","affiliation":[{"name":"Qing Yuan Research Institute, Shanghai Jiao Tong University,Shanghai,China"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"BNRist, Tsinghua University,Department of Electronic Engineering,Beijing,China"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"BNRist, Tsinghua University,Department of Electronic Engineering,Beijing,China"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2020.3015509"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3001559"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC50952.2020.9332940"},{"key":"ref14","article-title":"Domino: A tailored network-on-chip architecture to enable highly localized inter-and intra-memory dnn computing","author":"zhou","year":"2021","journal-title":"ArXiv"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2016.12.031"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407647"},{"key":"ref2","article-title":"Attention is all you need","author":"vaswani","year":"2017","journal-title":"NeurIPS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45356-3_83"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304048"},{"key":"ref19","author":"becker","year":"2012","journal-title":"Efficient Microarchitecture for Network-on-Chip Routers"},{"key":"ref18","article-title":"Semi-supervised classification with graph convolutional networks","author":"kipf","year":"2016","journal-title":"ArXiv"},{"key":"ref24","author":"jetly","year":"2013","journal-title":"Experimental comparison of store-and-forward and wormhole NoC routers for FPGAs"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00085"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"ref20","article-title":"A dynamic adaptive arbiter for network-on-chip","author":"liu","year":"2013","journal-title":"Informacije MIDEM"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/GCIS.2009.110"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-349-03521-2"},{"key":"ref8","article-title":"Impact of on-chip interconnect on in-memory acceleration of deep neural networks","author":"krishnan","year":"2021","journal-title":"JETCS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317739"},{"key":"ref9","author":"krizhevsky","year":"2009","journal-title":"Learning multiple layers of features from tiny images"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062326"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref5","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"ArXiv"}],"event":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2023,4,17]]},"end":{"date-parts":[[2023,4,19]]}},"container-title":["2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10136870\/10136706\/10137203.pdf?arnumber=10137203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T17:49:49Z","timestamp":1695664189000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10137203\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/date56975.2023.10137203","relation":{},"subject":[],"published":{"date-parts":[[2023,4]]}}}