{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T11:39:44Z","timestamp":1765280384021,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.23919\/date56975.2023.10137211","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:32:57Z","timestamp":1685734377000},"page":"1-6","source":"Crossref","is-referenced-by-count":12,"title":["SheLL: Shrinking eFPGA Fabrics for Logic Locking"],"prefix":"10.23919","author":[{"given":"Hadi M","family":"Kamali","sequence":"first","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}]},{"given":"Kimia Z","family":"Azar","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00065"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530543"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2012.6384464"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i2.92-114"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643548"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473910"},{"key":"ref2","article-title":"Advances in Logic Locking: Past, Present, and Prospects","author":"kamali","year":"2022","journal-title":"Cryptology-eprint-archive"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2808324"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439302"},{"key":"ref18","first-page":"405","article-title":"Lut-lock: A novel LUT-based Logic Obfuscation for FPGA-bitstream and ASIC-hardware Protection","author":"kamali","year":"0","journal-title":"IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"},{"journal-title":"SkyWater Open Source PDK","year":"2020","author":"technology","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.socnet.2005.11.005"},{"key":"ref26","article-title":"Not All Fabrics Are Created Equal: Exploring eFPGA Parameters For IP Redaction","volume":"202","author":"bhandari","year":"0","journal-title":"ArXiv Preprint"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942100"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"ref21","first-page":"13","article-title":"Optimizing Tile Interfaces and the Configuration Logic in FABulous FPGA Fabrics","author":"chung","year":"0","journal-title":"ACM\/SIGDA Int'l Symp on Field Programmable Gate Arrays"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643476"},{"key":"ref7","first-page":"97","article-title":"Smt attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the sat attacks","author":"azar","year":"2019","journal-title":"IACR Trans on CHES"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415669"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415668"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317831"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415667"}],"event":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2023,4,17]]},"location":"Antwerp, Belgium","end":{"date-parts":[[2023,4,19]]}},"container-title":["2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10136870\/10136706\/10137211.pdf?arnumber=10137211","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,26]],"date-time":"2023-06-26T17:53:12Z","timestamp":1687801992000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10137211\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":26,"URL":"https:\/\/doi.org\/10.23919\/date56975.2023.10137211","relation":{},"subject":[],"published":{"date-parts":[[2023,4]]}}}