{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:48:17Z","timestamp":1773247697895,"version":"3.50.1"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program","doi-asserted-by":"publisher","award":["2020AAA0107800"],"award-info":[{"award-number":["2020AAA0107800"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001807","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["NSFC 62272165"],"award-info":[{"award-number":["NSFC 62272165"]}],"id":[{"id":"10.13039\/501100001807","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.23919\/date56975.2023.10137221","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:32:57Z","timestamp":1685734377000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["ChiselFV: A Formal Verification Framework for Chisel"],"prefix":"10.23919","author":[{"given":"Mufan","family":"Xiang","sequence":"first","affiliation":[{"name":"East China Normal University,Shanghai Key Laboratory of Trustworthy Computing,Shanghai,China"}]},{"given":"Yongjian","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Software, Chinese Academy of Sciences,State Key Laboratory of Computer Science,Beijing,China"}]},{"given":"Yongxin","family":"Zhao","sequence":"additional","affiliation":[{"name":"East China Normal University,Shanghai Key Laboratory of Trustworthy Computing,Shanghai,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3361682"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS53631.2021.9599869"},{"key":"ref4","article-title":"Open-source verification with chisel and scala","year":"2021","journal-title":"arXiv preprint"},{"key":"ref5","first-page":"14","article-title":"The smt-lib standard: Version 2.0","volume-title":"Proceedings of the 8th international workshop on satisfiability modulo theories (Edinburgh, UK)","volume":"13","author":"Barrett","year":"2010"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"issue":"99","key":"ref7","first-page":"457","article-title":"Bounded model checking","volume":"185","author":"Biere","year":"2009","journal-title":"Handbook of satisfiability"},{"key":"ref8","volume-title":"A practical guide for SystemVerilog assertions","author":"Vijayaraghavan","year":"2005"},{"key":"ref9","volume-title":"Yosys open synthesis suite","author":"Wolf","year":"2016"},{"key":"ref10","volume-title":"Chiselfv"},{"key":"ref11","volume-title":"Wolf. Symbiyosys (sby) - front-end for yosys-based formal verification flows"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.21236\/ADA360973"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-40922-X_8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-18275-4_7"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554773"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCS54210.2022.00013"},{"key":"ref17","volume-title":"Design and verification of multi-ported memory"},{"key":"ref18","author":"Patterson","year":"2017","journal-title":"Computer organization and design risc-v edition"},{"key":"ref19","volume-title":"Risc-v formal framework in chisel"},{"key":"ref20","volume-title":"Risc-v formal verification framework"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379017"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10575-8_11"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.21236\/ADA360973"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28891-3_1"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-18275-4_7"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-96145-3_32"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-81688-9_22"},{"key":"ref28","volume-title":"Spinalhdl"},{"key":"ref29","volume-title":"Amaranth hdl"}],"event":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2023,4,17]]},"end":{"date-parts":[[2023,4,19]]}},"container-title":["2023 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10136870\/10136706\/10137221.pdf?arnumber=10137221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T06:24:58Z","timestamp":1709274298000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10137221\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":29,"URL":"https:\/\/doi.org\/10.23919\/date56975.2023.10137221","relation":{},"subject":[],"published":{"date-parts":[[2023,4]]}}}