{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T05:32:54Z","timestamp":1769751174544,"version":"3.49.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100011688","name":"ECSEL Joint Undertaking (JU)","doi-asserted-by":"publisher","award":["877056"],"award-info":[{"award-number":["877056"]}],"id":[{"id":"10.13039\/501100011688","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.23919\/date56975.2023.10137300","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:32:57Z","timestamp":1685734377000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["BAFFI: a bit-accurate fault injector for improved dependability assessment of FPGA prototypes"],"prefix":"10.23919","author":[{"given":"Ilya","family":"Tuzov","sequence":"first","affiliation":[{"name":"Universitat Politècnica de València,DISCA,Spain,46022"}]},{"given":"David","family":"de Andr\u00e9s","sequence":"additional","affiliation":[{"name":"Universitat Politècnica de València,ITACA,Spain,46022"}]},{"given":"Juan-Carlos","family":"Ruiz","sequence":"additional","affiliation":[{"name":"Universitat Politècnica de València,ITACA,Spain,46022"}]},{"given":"Carles","family":"Hern\u00e1ndez","sequence":"additional","affiliation":[{"name":"Universitat Politècnica de València,DISCA,Spain,46022"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8350950"},{"key":"ref12","year":"2018","journal-title":"7 Series FPGAs Configuration UG470 (v1 13 1)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2646367"},{"key":"ref14","year":"2018","journal-title":"Soft Error Mitigation Controller v4 1"},{"key":"ref11","author":"tapp","year":"2015","journal-title":"Configuration Readback Capture in Ultra-Scale FPGAs XAPP1230 (v1 1)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2016.7482459"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2002.1173521"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917428"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2018.00013"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"ref19","author":"gaisler","year":"2020","journal-title":"NOEL-V Processor"},{"key":"ref18","author":"tummeltshammer","year":"2009","journal-title":"Analysis of common cause faults in dual core architectures"},{"key":"ref24","year":"2019","journal-title":"MicroBlaze Processor Reference Guide"},{"key":"ref23","author":"sauermann","year":"2010","journal-title":"How to design your own CPU on FPGAs with VHDL"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2018.00042"},{"key":"ref20","author":"waterman","year":"2014","journal-title":"The RISC-V Instruction Set Manual"},{"key":"ref22","year":"2013","journal-title":"MC8051 IP Core User Guide (V 1 2)"},{"key":"ref21","author":"gaisler","year":"2022","journal-title":"GRMON User's Manual"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2021.114122"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.09.007"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2939858"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1155\/2015\/314358"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00030"},{"key":"ref6","author":"le","year":"2012","journal-title":"Soft Error Mitigation Using Prioritized Essential Bits"},{"key":"ref5","first-page":"894","article-title":"BITMAN: A tool and API for FPGA bitstream manipulations","author":"pham","year":"2017","journal-title":"DATE2017 Conference"}],"event":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2023,4,17]]},"end":{"date-parts":[[2023,4,19]]}},"container-title":["2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10136870\/10136706\/10137300.pdf?arnumber=10137300","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,7]],"date-time":"2023-08-07T17:37:01Z","timestamp":1691429821000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10137300\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/date56975.2023.10137300","relation":{},"subject":[],"published":{"date-parts":[[2023,4]]}}}