{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:43:02Z","timestamp":1730342582636,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.23919\/date56975.2023.10137326","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:32:57Z","timestamp":1685734377000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Center-of-delay: a new metric to drive timing margin against spatial variation in complex SOCs"],"prefix":"10.23919","author":[{"given":"Christian","family":"L\u00fctkemeyer","sequence":"first","affiliation":[{"name":"Marvell Semiconductor, Inc.,Irvine,CA,USA"}]},{"given":"Anton","family":"Belov","sequence":"additional","affiliation":[{"name":"Synopsys, Inc.,Dublin,Ireland"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484007"},{"key":"ref7","article-title":"Statistical Timing Analysis Under Spatial Correlations","volume":"24","author":"chang","year":"2005","journal-title":"IEEE Transactions on COMPUTER-AIDED DESIGN of Integrated Circuits and Systems (TCAD)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629949"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351353"},{"key":"ref3","article-title":"Modeling within-die spatial correlation effects for process-design co-optimization","author":"friedberg","year":"0","journal-title":"Proceedings International Symposium on Quality Electronic Design ISQED-02"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CONECCT.2013.6469286"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763283"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090692"},{"journal-title":"Synopsys white paper (online)","article-title":"PrimeTime ® Advanced OCV Technology","year":"2009","key":"ref10"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382597"},{"key":"ref1","article-title":"Where is my Typical Chip? Relating Silicon Back to the Timing Sign-Off Model","author":"l\u00fctkemeyer","year":"0","journal-title":"Proc of TAU Workshop 2019 (online)"}],"event":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2023,4,17]]},"location":"Antwerp, Belgium","end":{"date-parts":[[2023,4,19]]}},"container-title":["2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10136870\/10136706\/10137326.pdf?arnumber=10137326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T17:50:03Z","timestamp":1695664203000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10137326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.23919\/date56975.2023.10137326","relation":{},"subject":[],"published":{"date-parts":[[2023,4]]}}}