{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:16:02Z","timestamp":1747808162588},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001667","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["T2293700,T2293701,T2293704,62102257"],"award-info":[{"award-number":["T2293700,T2293701,T2293704,62102257"]}],"id":[{"id":"10.13039\/501100001667","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2020YFB2205501,2022YFB4500200"],"award-info":[{"award-number":["2020YFB2205501,2022YFB4500200"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546510","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["An Efficient Logic Operation Scheduler for Minimizing Memory Footprint of In-Memory SIMD Computation"],"prefix":"10.23919","author":[{"given":"Xingyue","family":"Qian","sequence":"first","affiliation":[{"name":"University of Michigan-SJTU Joint Institute"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhezhi","family":"He","sequence":"additional","affiliation":[{"name":"School of Electronic Information and Electrical Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weikang","family":"Qian","sequence":"additional","affiliation":[{"name":"University of Michigan-SJTU Joint Institute"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-16-7487-7_10"},{"key":"ref2","first-page":"183","article-title":"XMG-GPPIC: Efficient and robust general-purpose processing-in-cache with XOR-Majority-Graph","author":"Nie","year":"2023","journal-title":"GLSVLSI"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3015465"},{"journal-title":"Gurobi optimizer reference manual","article-title":"Gurobi Optimization, LLC","year":"2021","key":"ref5"},{"volume-title":"The EPFL logic synthesis libraries","year":"2022","author":"Soeken","key":"ref6"},{"key":"ref7","article-title":"The EPFL combinational benchmark suite","author":"Amar\u00fa","year":"2015","journal-title":"IWLS"}],"event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2024,3,25]]},"location":"Valencia, Spain","end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546510.pdf?arnumber=10546510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:28:10Z","timestamp":1723696090000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":7,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546510","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}