{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T17:22:14Z","timestamp":1779211334618,"version":"3.51.4"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546511","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["AXI-REALM: A Lightweight and Modular Interconnect Extension for Traffic Regulation and Monitoring of Heterogeneous Real-Time SoCs"],"prefix":"10.23919","author":[{"given":"Thomas","family":"Benz","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory, ETH Zurich,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Ottaviano","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, ETH Zurich,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Balas","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, ETH Zurich,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Angelo","family":"Garofalo","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, ETH Zurich,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Restuccia","sequence":"additional","affiliation":[{"name":"UC San Diego,Department of Computer Science and Engineering,San Diego,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Biondi","sequence":"additional","affiliation":[{"name":"Scuola Superiore Sant'Anna,Department of Excellence in Robotics & AI,Pisa,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory, ETH Zurich,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","author":"Pagani","year":"2019","journal-title":"A Bandwidth Reservation Mechanism for AXI - Based Hardware Accelerators on FPGAs"},{"key":"ref2","article-title":"AXI-ICRT: Towards a Real-Time AXI-Interconnect for Highly Integrated SoCs","author":"Gray","year":"2022","journal-title":"IEEE Transactions on Computers"},{"key":"ref3","volume-title":"The case for an end-to-end automotive software platform","author":"McKinsey"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref5","first-page":"35","article-title":"Deep learning for self-driving cars: Chances and challenges","volume-title":"2018 IEEE\/ACM 1st International Workshop on Software Engineering for AI in Autonomous Systems (SEFAIAS)","author":"Rao"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MECO58584.2023.10154913"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2018.8352429"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2006.313743"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218652"},{"key":"ref10","article-title":"Certification Authorities Software Team (CAST","journal-title":"Position paper-multi-core processors"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473996"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3358183"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3289186"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197343"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS50041.2021.9465444"},{"key":"ref16","article-title":"Leveraging hardware qos to control contention in the xilinx zynq ultrascale+ mpsoc","author":"Cases","year":"2021","journal-title":"ECRTS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3202720"},{"key":"ref18","year":"2023","journal-title":"AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ACE and ACE-Lite"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2021.3107726"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2023.3329930"},{"key":"ref22","author":"Khalilov","year":"2023","journal-title":"Osmosis: Enabling multi-tenancy in datacenter smartnics"}],"event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Valencia, Spain","start":{"date-parts":[[2024,3,25]]},"end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546511.pdf?arnumber=10546511","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:28:13Z","timestamp":1723696093000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546511\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":22,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546511","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}