{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:42:28Z","timestamp":1759333348217},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546527","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Memory Scraping Attack on Xilinx FPGAs: Private Data Extraction from Terminated Processes"],"prefix":"10.23919","author":[{"given":"Bharadwaj","family":"Madabhushi","sequence":"first","affiliation":[{"name":"University of Massachusetts Amherst,Department of Electrical and Computer Engineering"}]},{"given":"Sandip","family":"Kundu","sequence":"additional","affiliation":[{"name":"University of Massachusetts Amherst,Department of Electrical and Computer Engineering"}]},{"given":"Daniel","family":"Holcomb","sequence":"additional","affiliation":[{"name":"University of Massachusetts Amherst,Department of Electrical and Computer Engineering"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-92792-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577381"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.image.2018.07.007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3056337"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.42"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665678"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995280"},{"volume-title":"Adaptive SOC","year":"2023","key":"ref9"},{"volume-title":"Project Brainwave","year":"2023","key":"ref10"},{"volume-title":"cloud FPGA","year":"2023","key":"ref11"},{"volume-title":"EC2 F1","year":"2023","key":"ref12"},{"key":"ref13","article-title":"Multi-Tenant Cloud FPGA: A Survey on Security","author":"Ahmed","year":"2022","journal-title":"arXiv e-prints"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP51992.2021.00040"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3506713"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3474058"},{"volume-title":"Use of Hypervisors","year":"2023","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1515\/popets-2017-0016"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-45472-5_9"},{"volume-title":"Use of Hypervisors","year":"2023","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2737646"},{"article-title":"On the effectiveness of full-aslr on 64-bit linux","volume-title":"Proceedings of the In-Depth Security Conference","author":"Marco-Gisbert","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23037"},{"volume-title":"AWS Ultrascale+","year":"2023","key":"ref25"},{"volume-title":"Alibaba Ultrascale+","year":"2023","key":"ref26"},{"volume-title":"Baidu Ultrascale+","year":"2023","key":"ref27"},{"volume-title":"Ultrascale+ architectures","year":"2023","key":"ref28"},{"volume-title":"Petalinux","year":"2023","key":"ref29"},{"volume-title":"Use-of-hypervisors","year":"2023","key":"ref30"},{"volume-title":"Vitis AI User Guide (UG1414). Xilinx Documentation","year":"2023","key":"ref31"}],"event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2024,3,25]]},"location":"Valencia, Spain","end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546527.pdf?arnumber=10546527","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:28:37Z","timestamp":1723696117000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546527\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":31,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546527","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}