{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:28Z","timestamp":1772725588735,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000964","name":"National Research Foundation (NRF)","doi-asserted-by":"publisher","award":["NRF2018NCR-NCR002"],"award-info":[{"award-number":["NRF2018NCR-NCR002"]}],"id":[{"id":"10.13039\/100000964","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546531","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Prime+Reset: Introducing A Novel Cross-World Covert-Channel Through Comprehensive Security Analysis on ARM TrustZone"],"prefix":"10.23919","author":[{"given":"Yun","family":"Chen","sequence":"first","affiliation":[{"name":"National University of Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arash","family":"Pashrashid","sequence":"additional","affiliation":[{"name":"National University of Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongzheng","family":"Wu","sequence":"additional","affiliation":[{"name":"Huawei Research Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trevor E.","family":"Carlson","sequence":"additional","affiliation":[{"name":"National University of Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Arm Cortex-A73 MPCore processor technical reference manual r1p0"},{"key":"ref2","volume-title":"Hikey960 board"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363219"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00061"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575719"},{"key":"ref6","article-title":"New cross-core cache-agnostic and prefetcher-based side-channels and covert-channels","author":"Chen","year":"2023","journal-title":"arXiv preprint"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3274694.3274704"},{"key":"ref8","article-title":"HybCache: Hybrid side-channel-resilient caches for trusted execution environments","author":"Dessouky","year":"2020","journal-title":"USENIX Security"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173204"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179368"},{"key":"ref11","article-title":"Translation leak-aside buffer: Defeating cache side-channel protections with TLB attacks","author":"Gras","year":"2018","journal-title":"USENIX Security"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00053"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23189"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3399742"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586226"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549340"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137116"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3390\/s22197354"},{"key":"ref19","article-title":"ARMageddon: Cache attacks on mobile devices","author":"Lipp","year":"2016","journal-title":"USENIX Security"},{"key":"ref20","article-title":"Meltdown: Reading kernel memory from user space","author":"Moritz","year":"2020","journal-title":"Communications of the ACM"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CIC.2016.065"},{"key":"ref22","volume-title":"OP- TEE"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323979"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/sp.2016.13"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM.2018.8486293"}],"event":{"name":"2024 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","location":"Valencia, Spain","start":{"date-parts":[[2024,3,25]]},"end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation &amp;amp; Test in Europe Conference &amp;amp; Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546531.pdf?arnumber=10546531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:28:40Z","timestamp":1723696120000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546531\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546531","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}