{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T16:11:41Z","timestamp":1782317501392,"version":"3.54.5"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546542","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T13:28:02Z","timestamp":1723642082000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["SAGERoute 2.0: Hierarchical Analog and Mixed Signal Routing Considering Versatile Routing Scenarios"],"prefix":"10.23919","author":[{"given":"Haoyi","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaohan","family":"Gao","sequence":"additional","affiliation":[{"name":"School of Computer Science"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zilong","family":"Shen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiahao","family":"Song","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoxu","family":"Cheng","sequence":"additional","affiliation":[{"name":"Primarius Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiyuan","family":"Tang","sequence":"additional","affiliation":[{"name":"Institute for Artificial Intelligence, Peking University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363394"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2839698"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429409"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2927542"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942074"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240766"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2006.1689934"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2269050"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137296"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942164"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415784"},{"key":"ref13","first-page":"4","article-title":"INVITED: ALIGN - Open-Source Analog Layout Automation from the Ground Up","author":"Kunal","year":"2019","journal-title":"DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3024153"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415660"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643494"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"key":"ref18","article-title":"AuxcellGen: A Framework for Autonomous Gener-ation of Analog and Memory Unit Cells","author":"Kamineni","year":"2023","journal-title":"DATE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3002546"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3007253"},{"key":"ref21","first-page":"499","article-title":"BSG-Route: A length-matching router for general topology","author":"Yan","year":"2008","journal-title":"ICCAD"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/BF00120662"},{"key":"ref23","article-title":"Quadratic integer programming: Complexity and equivalent forms","author":"Chaovalitwongse","year":"2009","journal-title":"Encyclopedia of Optimization"}],"event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Valencia, Spain","start":{"date-parts":[[2024,3,25]]},"end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546542.pdf?arnumber=10546542","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T17:33:45Z","timestamp":1759772025000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546542\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":23,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546542","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}