{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,16]],"date-time":"2024-08-16T00:23:34Z","timestamp":1723767814750},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546637","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Lightweight and Predictable Memory Virtualization on Medium-Size Microcontrollers"],"prefix":"10.23919","author":[{"given":"Stefano","family":"Mercogliano","sequence":"first","affiliation":[{"name":"University of Naples Federico II,Dept. of Electrical Engineering and Information Technologies,Naples,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniele","family":"Ottaviano","sequence":"additional","affiliation":[{"name":"University of Naples Federico II,Dept. of Electrical Engineering and Information Technologies,Naples,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Cilardo","sequence":"additional","affiliation":[{"name":"University of Naples Federico II,Dept. of Electrical Engineering and Information Technologies,Naples,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcello","family":"Cinque","sequence":"additional","affiliation":[{"name":"University of Naples Federico II,Dept. of Electrical Engineering and Information Technologies,Naples,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.3390\/electronics9010111"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/3302505.3310078"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ACCESS.2022.3152781"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/RTAS.2018.00012"},{"volume-title":"cv32e41s","year":"2023","author":"Mercogliano","key":"ref5"},{"volume-title":"cv32e41s SoC Environment","year":"2023","key":"ref6"},{"volume-title":"XPMP experiments repository","year":"2023","author":"Ottaviano","key":"ref7"},{"volume-title":"16th International Workshop on Worst-Case Execution Time Analysis","author":"Falk","article-title":"TACLeBench: A benchmark collection to support worst -case execution time research","key":"ref8"}],"event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2024,3,25]]},"location":"Valencia, Spain","end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546637.pdf?arnumber=10546637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:30:26Z","timestamp":1723696226000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":8,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546637","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}