{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,2]],"date-time":"2025-11-02T18:05:51Z","timestamp":1762106751781,"version":"build-2065373602"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC)","doi-asserted-by":"publisher","award":["62274100,U23A20351"],"award-info":[{"award-number":["62274100,U23A20351"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546678","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["A Semi-Tensor Product based Circuit Simulation for SAT-sweeping"],"prefix":"10.23919","author":[{"given":"Hongyang","family":"Pan","sequence":"first","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Lab of Integrated Circuits and Systems,Shanghai,China"}]},{"given":"Ruibing","family":"Zhang","sequence":"additional","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China"}]},{"given":"Yinshui","family":"Xia","sequence":"additional","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China"}]},{"given":"Lunyao","family":"Wang","sequence":"additional","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Lab of Integrated Circuits and Systems,Shanghai,China"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Lab of Integrated Circuits and Systems,Shanghai,China"}]},{"given":"Zhufei","family":"Chu","sequence":"additional","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China"}]}],"member":"263","reference":[{"key":"ref1","first-page":"11","article-title":"Integrating an AIG package, simulator, and SAT solver","volume-title":"Proc. IWLS","author":"Mishchenko","year":"2018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233679"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146970"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586331"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11424-007-9027-0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218691"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3108704"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1142\/8323"},{"key":"ref9","first-page":"1","article-title":"Exact Synthesis Based on Semi-Tensor Product Circuit Solver","volume-title":"Proc. DATE","author":"HY","year":"2023"},{"key":"ref10","first-page":"1","article-title":"The ubiquitous Kronecker product","author":"F.","year":"2000","journal-title":"Journal of computational and applied mathematics"},{"key":"ref11","article-title":"FRAIGs: A unifying representation for logic synthesis and verification","author":"Mishchenko","year":"2005","journal-title":"ERL Technical Report"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860955"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/date.2003.1253719"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643505"},{"volume-title":"mockturtle: a head-only library for logic synthesis and logic optimization","author":"Siang-Yun","key":"ref15"},{"volume-title":"HWMCC15 benchmarks","key":"ref16"},{"volume-title":"IWLS 2005 benchmarks","key":"ref17"}],"event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2024,3,25]]},"location":"Valencia, Spain","end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546678.pdf?arnumber=10546678","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:31:19Z","timestamp":1723696279000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546678\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546678","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}