{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T22:49:56Z","timestamp":1777502996360,"version":"3.51.4"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2022YFB4400300"],"award-info":[{"award-number":["2022YFB4400300"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["62274003,61927901,92164203"],"award-info":[{"award-number":["62274003,61927901,92164203"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546703","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["IMCE: An In-Memory Computing and Encrypting Hardware Architecture for Robust Edge Security"],"prefix":"10.23919","author":[{"given":"Hanyong","family":"Shao","sequence":"first","affiliation":[{"name":"School of Integrated Circuits & Academy for Advanced Interdisciplinary Studies, Peking University,Beijing,China,100871"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boyi","family":"Fu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits & Academy for Advanced Interdisciplinary Studies, Peking University,Beijing,China,100871"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinghao","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits & Academy for Advanced Interdisciplinary Studies, Peking University,Beijing,China,100871"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenpu","family":"Luo","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits & Academy for Advanced Interdisciplinary Studies, Peking University,Beijing,China,100871"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chang","family":"Su","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits & Academy for Advanced Interdisciplinary Studies, Peking University,Beijing,China,100871"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyuan","family":"Fu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits & Academy for Advanced Interdisciplinary Studies, Peking University,Beijing,China,100871"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kechao","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits & Academy for Advanced Interdisciplinary Studies, Peking University,Beijing,China,100871"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits & Academy for Advanced Interdisciplinary Studies, Peking University,Beijing,China,100871"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2019.2918437"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0372-5"},{"key":"ref3","article-title":"XOR-CIM: Compute-in-memory SRAM architecture with embedded XOR encryption","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Shanshi","year":"2020"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3120296"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714862"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317761"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586249"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.361"},{"key":"ref9","first-page":"1868","article-title":"CSl-based versus RSS-based secret-key generation under correlated eavesdropping","volume":"69.3","author":"Francois","year":"2020","journal-title":"IEEE Transactions on Communications"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1155\/2015\/864812"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530412"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372107"},{"key":"ref13","first-page":"197","article-title":"Hardware-intrinsic security primitives enabled by analogue state and nonlinear conductance variations in integrated memristors","volume":"1.3","author":"Hussein","year":"2018","journal-title":"Nature Electronics"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3277517"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116519"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586199"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431558"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019387"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00492-7"},{"key":"ref20","first-page":"135","article-title":"Random number generation based on ferroelectric switching","author":"Halid","year":"2017","journal-title":"IEEE Electron Device Letters"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9050870"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/21.257766"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00140"}],"event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Valencia, Spain","start":{"date-parts":[[2024,3,25]]},"end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546703.pdf?arnumber=10546703","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:32:01Z","timestamp":1723696321000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546703\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":23,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546703","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}