{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T23:14:09Z","timestamp":1768346049402,"version":"3.49.0"},"reference-count":56,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546721","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Technology-Aware Logic Synthesis for Superconducting Electronics"],"prefix":"10.23919","author":[{"given":"Rassul","family":"Bairamkulov","sequence":"first","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]},{"given":"Siang-Yun","family":"Lee","sequence":"additional","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]},{"given":"Alessandro Tempia","family":"Calvino","sequence":"additional","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]},{"given":"Dewmini Sudara","family":"Marakkalage","sequence":"additional","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]},{"given":"Mingfei","family":"Yu","sequence":"additional","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/77.80745"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1142\/S012915640100085X"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC57769.2023.10321853"},{"key":"ref4","article-title":"No Static Power Dissipation Biasing of RSFQ Circuits","author":"Kirichenko","year":"2010","journal-title":"IEEE TASC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2010.2096792"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7567\/ssdm.2011.j-8-3"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/0953-2048\/26\/3\/035010"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.4919838"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tasc.2007.898718"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2020.2988876"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/S0921-4534(02)01759-8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2903023"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2023.3263141"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.physc.2009.05.041"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISEC46533.2019.8990961"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tasc.2017.2667403"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371914"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590267"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3123141"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643507"},{"key":"ref21","volume-title":"WRspice Circuit Simulator","author":"Whiteley","year":"2017"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.1651991"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.1656743"},{"key":"ref24","article-title":"A Josephson Integrated Circuit Simulator (JSIM) for Superconductive Electronics Application","volume-title":"Proc. ISEC","author":"Fang","year":"1989"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1088\/0953-2048\/4\/11\/031"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/77.621792"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2897312"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.1987.1064907"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2019.107091"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/tasc.2022.3232057"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/dac56929.2023.10247905"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/asp-dac58780.2024.10473899"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/asp-dac52403.2022.9712552"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2880343"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560122"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590287"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2856833"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317967"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2023.3238298"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00024"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473879"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/iccad57390.2023.10323999"},{"key":"ref44","article-title":"Efficient Full Adders in SFQ Arithmetic Circuits","volume-title":"Proc. DATE","author":"Bairamkulov","year":"2024"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref46","article-title":"Scalable Logic Rewriting Using Dont Cares","volume-title":"Proc. DATE","author":"Tempia Calvino","year":"2024"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3256341"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431606"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH53687.2021.9642241"},{"key":"ref50","article-title":"Fanout-Bounded Logic Synthesis for Emerging Technologies","author":"Marakkalage","year":"2023","journal-title":"IEEE TCAD"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530661"},{"key":"ref52","article-title":"Depth-Optimal Buffer and Splitter Insertion and Optimization in AQFP Circuits","volume-title":"Proc. ASP-DAC","author":"Tempia Calvino","year":"2023"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2023.3308408"},{"key":"ref54","volume-title":"The EPFL Logic Synthesis Libraries","author":"Soeken","year":"2018"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON58565.2023.10396421"},{"key":"ref56","article-title":"Majority-Based Design Flow for AQFP Superconductng Family","volume-title":"Proc. DATE","author":"Meuli","year":"2022"}],"event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Valencia, Spain","start":{"date-parts":[[2024,3,25]]},"end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546721.pdf?arnumber=10546721","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:32:27Z","timestamp":1723696347000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546721\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":56,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546721","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}