{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:35:11Z","timestamp":1781886911849,"version":"3.54.5"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002347","name":"BMBF","doi-asserted-by":"publisher","award":["01IW22002"],"award-info":[{"award-number":["01IW22002"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546729","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-2","source":"Crossref","is-referenced-by-count":39,"title":["LLM-Guided Formal Verification Coupled with Mutation Testing"],"prefix":"10.23919","author":[{"given":"Muhammad","family":"Hassan","sequence":"first","affiliation":[{"name":"Institute of Computer Science, University of Bremen,Bremen,Germany,28359"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sallar","family":"Ahmadi-Pour","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, University of Bremen,Bremen,Germany,28359"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Khushboo","family":"Qayyum","sequence":"additional","affiliation":[{"name":"Cyber-Physical Systems, DFKI GmbH,Bremen,Germany,28359"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chandan Kumar","family":"Jha","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, University of Bremen,Bremen,Germany,28359"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"Institute of Computer Science, University of Bremen,Bremen,Germany,28359"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/b105236"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3184-2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"ref4","article-title":"Llm-assisted generation of hardware assertions","author":"Kande","year":"2023","journal-title":"arXiv preprint"},{"key":"ref5","article-title":"From rtl to sva: Lim-assisted generation of formal verification testbenches","author":"Orenes-Vera","year":"2023","journal-title":"arXiv preprint"},{"key":"ref6","article-title":"Towards improving verification productivity with circuit-aware translation of natural language to systemverilog assertions","volume-title":"First International Workshop on Deep Learning-aided Verification","author":"Sun","year":"2023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/access.2024.3427369"},{"key":"ref8","article-title":"Unlocking hardware security assurance: The potential of llms","author":"Meng","year":"2023","journal-title":"arXiv preprint"},{"key":"ref9","article-title":"Fixing hardware security bugs with large language models","author":"Ahmad","year":"2023","journal-title":"arXiv preprint"},{"key":"ref10","article-title":"LIm4dv: Using large language models for hardware test stimuli generation","author":"Zhang","year":"2023","journal-title":"arXiv preprint"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2010.62"},{"key":"ref12","article-title":"A neutral netlist of 10 combinational benchmark circuits and a targeted translator in fortran","volume-title":"Proc. Intl. Symp. Circuits and Systems","author":"Brglez","year":"1985"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"}],"event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Valencia, Spain","start":{"date-parts":[[2024,3,25]]},"end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546729.pdf?arnumber=10546729","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:32:36Z","timestamp":1723696356000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546729\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":13,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546729","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}