{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:30:14Z","timestamp":1780673414326,"version":"3.54.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CSR-2308530,CSR-1955353"],"award-info":[{"award-number":["CSR-2308530,CSR-1955353"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546730","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Dataflow-Aware PIM-Enabled Manycore Architecture for Deep Learning Workloads"],"prefix":"10.23919","author":[{"given":"Harsh","family":"Sharma","sequence":"first","affiliation":[{"name":"Washington State University Pullman,WA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gaurav","family":"Narang","sequence":"additional","affiliation":[{"name":"Washington State University Pullman,WA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Janardhan Rao","family":"Doppa","sequence":"additional","affiliation":[{"name":"Washington State University Pullman,WA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Umit","family":"Ogras","sequence":"additional","affiliation":[{"name":"University of Wisconsin Madison,Madison,WI"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Partha Pratim","family":"Pande","sequence":"additional","affiliation":[{"name":"Washington State University Pullman,WA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Enabling interposer-based disintegration of multi-core processors","author":"Kannan","year":"2015","journal-title":"MICRO"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197500"},{"key":"ref3","article-title":"Kite: A Family of Heteroge neous Interposer Topologies Enabled via Accurate Interconnect Modeling","author":"Bharadwaj","year":"2020","journal-title":"DAC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2020.3013194"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8617955"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tnnls.2020.2978386"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2016.12.038"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3608098"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137125"},{"key":"ref10","author":"Sharma","year":"2023","journal-title":"A Heterogeneous Chiplet Architecture for Accelerating End-to-End Transformer Models"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3476999"},{"key":"ref12","article-title":"Simba: Scaling Deep-Learning Inference with Multi-Chip-Module-Based Architecture","author":"Shao","year":"2019","journal-title":"MICRO"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247754"},{"key":"ref15","article-title":"A comparative study of Travelling Salesman Problem and solution using different algorithm design techniques","author":"Hazra","year":"2016","journal-title":"IEMCON"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/93597.98742"},{"issue":"1","key":"ref17","first-page":"36","article-title":"High-throughput, energy-efficient network-on-chip-based hardware accelerators","volume":"3","author":"Majumder","year":"2013","journal-title":"Sustainable Computing: Informatics and Systems"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.10"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415665"},{"key":"ref21","article-title":"Attention Is All You Need","author":"Vaswani","year":"2017","journal-title":"Neurips"},{"key":"ref22","article-title":"LLaMA Collection of Foundation Models","volume-title":"Meta","year":"2023"}],"event":{"name":"2024 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","location":"Valencia, Spain","start":{"date-parts":[[2024,3,25]]},"end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation &amp;amp; Test in Europe Conference &amp;amp; Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546730.pdf?arnumber=10546730","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:32:38Z","timestamp":1723696358000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546730\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":22,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546730","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}