{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,23]],"date-time":"2025-07-23T12:36:52Z","timestamp":1753274212407,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSF China","doi-asserted-by":"publisher","award":["62032001"],"award-info":[{"award-number":["62032001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100013314","name":"111 Project","doi-asserted-by":"publisher","award":["B18001"],"award-info":[{"award-number":["B18001"]}],"id":[{"id":"10.13039\/501100013314","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546760","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Algorithm-Hardware Co-Design for Energy-Efficient A\/D Conversion in ReRAM-Based Accelerators"],"prefix":"10.23919","author":[{"given":"Chenguang","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Zhihang","family":"Yuan","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Xingchen","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586098"},{"key":"ref2","first-page":"159","article-title":"Google Neural Network Models for Edge Devices: Analyzing andMitigating Machine Learning Inference Bottlenecks","volume":"2021-Septe","author":"Boroumand","year":"2021","journal-title":"PACT"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530500"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586105"},{"key":"ref6","first-page":"1","article-title":"A Configurable Multi-Precision CNN Computing Framework Basedon Single Bit RRAM","volume-title":"DAC","author":"Zhu","year":"2019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358328"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref9","first-page":"325","article-title":"An energy-efficient quantized and regularized training frameworkfor processing-in-memory accelerators","volume-title":"DAC","author":"Sun","year":"2020"},{"volume-title":"INTERNATIONAL ROADMAP FOR DEVICES AND SYSTEMS, MORE THAN MOORE WHITE PAPER","year":"2021","key":"ref10"},{"key":"ref11","first-page":"301","article-title":"Tiny but accurate: A pruned, quantized and optimized memristorcrossbar framework for ultra efficient dnn imple-mentation","volume-title":"DAC","author":"Ma","year":"2020"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530564"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589062"},{"key":"ref14","first-page":"500","article-title":"33.2 A fully integrated analog ReRAM based 78.4 TOPS\/W compute-in-memory chip with fully parallel MAC computing","volume-title":"ISSCC","author":"Liu","year":"2020"},{"key":"ref15","article-title":"Energy limits in current a\/d converter architectures","author":"Murmann","year":"2012","journal-title":"ISSCC Short Course"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2013.6577781"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCVW.2019.00363"},{"key":"ref18","article-title":"Post training 4-bit quantization of convolutional networks for rapid-deployment","volume":"32","author":"Banner","year":"2019","journal-title":"NeurIPS 2019"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038.\/s41586-020-1942-4"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502370"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"}],"event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2024,3,25]]},"location":"Valencia, Spain","end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546760.pdf?arnumber=10546760","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:33:12Z","timestamp":1723696392000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546760\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":22,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546760","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}