{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:32:39Z","timestamp":1782970359641,"version":"3.54.5"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546874","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["A Multi-Bit Near-RRAM based Computing Macro with Highly Computing Parallelism for CNN Application"],"prefix":"10.23919","author":[{"given":"Kuan-Chih","family":"Lin","sequence":"first","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hao","family":"Zuo","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hsiang-Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan-Ping","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ci-Hao","family":"Wu","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yan-Cheng","family":"Guo","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shyh-Jye","family":"Jou","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tuo-Hung","family":"Hou","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tian-Sheuan","family":"Chang","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/COOLCHIPS49199.2020.9097642"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2018.2848625"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEEECONF44664.2019.9048704"},{"key":"ref7","first-page":"1","article-title":"Unlocking Wordline-level Parallelism for Fast Inference on RRAM-based DNN Accelerator","volume-title":"2020 IEEEI ACM International Conference On Computer Aided Design (ICCAD)","author":"Park"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116439"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3171522"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT54769.2022.9768058"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2599536"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043893"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3101209"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"}],"event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Valencia, Spain","start":{"date-parts":[[2024,3,25]]},"end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546874.pdf?arnumber=10546874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:34:07Z","timestamp":1723696447000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546874\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546874","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}