{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:44:52Z","timestamp":1730342692645,"version":"3.28.0"},"reference-count":38,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["SPX-1725420"],"award-info":[{"award-number":["SPX-1725420"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546875","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["On Gate Flip Errors in Computing-In-Memory"],"prefix":"10.23919","author":[{"given":"Zamshed I.","family":"Chowdhury","sequence":"first","affiliation":[{"name":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,USA,55455"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H\u00fcsrev","family":"Cilasun","sequence":"additional","affiliation":[{"name":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,USA,55455"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salonik","family":"Resch","sequence":"additional","affiliation":[{"name":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,USA,55455"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masoud","family":"Zabihi","sequence":"additional","affiliation":[{"name":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,USA,55455"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Lv","sequence":"additional","affiliation":[{"name":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,USA,55455"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brandon","family":"Zink","sequence":"additional","affiliation":[{"name":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,USA,55455"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian-Ping","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,USA,55455"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,USA,55455"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulya R.","family":"Karpuzcu","sequence":"additional","affiliation":[{"name":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,USA,55455"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993516"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317764"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2020.2987527"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3475963"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.09.004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NANO54668.2022.9928606"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993604"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858415"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474226"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref14","article-title":"Making memristive processing-in-memory reli-able","author":"Leitersdorf","year":"2021","journal-title":"ICECS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2819190"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8965179"},{"key":"ref18","article-title":"Learning to discover social circles in ego networks","volume":"25","author":"McAuley","year":"2012","journal-title":"NeurIPS"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1018"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218730"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00042"},{"key":"ref22","article-title":"Sub-3 ns pulse with sub-100\u03bca switching of 1x-2x nm perpendicular mtj for high-performance embedded stt-mram towards sub-20nm cmos","author":"Saida","year":"2016","journal-title":"ISVLSI. IEEE"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.5121157"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2020.3028045"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333706"},{"issue":"6","key":"ref28","article-title":"Stt-ram cache hierarchy with multiretention mtj designs","volume":"22","author":"Sun","year":"2013","journal-title":"TVLSI"},{"key":"ref29","article-title":"General structure for computational random access memory (cram)","author":"Wang","year":"2015","journal-title":"uS Patent 9,224,447"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2632438"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00033"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/ab03c2"},{"key":"ref33","doi-asserted-by":"crossref","DOI":"10.1145\/3400302.3415640","article-title":"Retran s former: Reram-based processing-in-memory architecture for transformer acceleration","author":"Yang","year":"2020","journal-title":"ICCAD"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2018.2858251"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2158810"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.035"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287711"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2020.113735"}],"event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2024,3,25]]},"location":"Valencia, Spain","end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546875.pdf?arnumber=10546875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:34:10Z","timestamp":1723696450000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":38,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546875","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}