{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T08:23:14Z","timestamp":1785918194125,"version":"3.56.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CNS-2046226,CCF-1813370"],"award-info":[{"award-number":["CNS-2046226,CCF-1813370"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546876","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["COMET: A Cross-Layer Optimized Optical Phase-Change Main Memory Architecture"],"prefix":"10.23919","author":[{"given":"Febin","family":"Sunny","sequence":"first","affiliation":[{"name":"Colorado State University,Electrical and Computer Engineering Department,Fort Collins,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amin","family":"Shafiee","sequence":"additional","affiliation":[{"name":"Colorado State University,Electrical and Computer Engineering Department,Fort Collins,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Benoit","family":"Charbonnier","sequence":"additional","affiliation":[{"name":"Universit e Grenoble Alpes, CEA-Leti,Grenoble,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mahdi","family":"Nikdast","sequence":"additional","affiliation":[{"name":"Colorado State University,Electrical and Computer Engineering Department,Fort Collins,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[{"name":"Colorado State University,Electrical and Computer Engineering Department,Fort Collins,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"A survey of large language models","author":"Zhao","year":"2023","journal-title":"arXiv preprint"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2923640"},{"key":"ref3","article-title":"PowerGraph: Distributed graph-parallel computation on natural graphs","author":"Gonzalez","year":"2012","journal-title":"OSDI"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2018.95"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1093\/acprof:oso\/9780199584123.003.0012"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2961505"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3241146"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2017.126"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2009.11"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523240"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1364\/OPTICA.6.000001"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3459009"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3533252"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2015.182"},{"issue":"2","key":"ref15","first-page":"1","article-title":"Integrated 256 cell photonic phase-change memory with 512-bit capacity","volume":"26","author":"Feldmann","year":"2019","journal-title":"IEEE JSTQE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590228"},{"issue":"8","key":"ref17","article-title":"A hybrid barium titanate-silicon photonics platform for ultraefficient electro-optic tuning","volume":"34","author":"Stefan","year":"2016","journal-title":"IEEE JLT"},{"key":"ref18","volume-title":"Ansys Lumerical. [Online]"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1364\/OE.468456"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2006.870062"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"ref23","volume-title":"SPEC. [Online]"},{"key":"ref24","article-title":"Building many-core processor-to- DRAM networks with monolithic CMOS silicon photonics","author":"Batten","year":"2008","journal-title":"IEEE HOTI"},{"key":"ref25","article-title":"A low insertion loss 5 \u00d7 5 optical router for mesh photonic network-onchip topology","author":"Yahya","year":"2019","journal-title":"IEEE CSUDET"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722211"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2014884"},{"key":"ref28","article-title":"New-generation silicon photonics beyond the singlemode regime","author":"Zhang","year":"2021","journal-title":"arXiv"},{"issue":"10","key":"ref29","article-title":"Universal design of waveguide bends in silicon-on-insulator photonics platform","volume":"37","author":"Behadori","year":"2019","journal-title":"IEEE JLT"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549432"},{"key":"ref31","article-title":"DOT A: A Dynamically-Operated Photonic Tensor Core for Energy-Efficient Transformer Accelerator","author":"Zhu","year":"2023","journal-title":"arXiv"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"}],"event":{"name":"2024 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","location":"Valencia, Spain","start":{"date-parts":[[2024,3,25]]},"end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation &amp;amp; Test in Europe Conference &amp;amp; Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546876.pdf?arnumber=10546876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:34:13Z","timestamp":1723696453000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546876\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":32,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546876","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}