{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T22:54:03Z","timestamp":1752101643412},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.23919\/date58400.2024.10546888","type":"proceedings-article","created":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:28:02Z","timestamp":1723656482000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["ScanCamouflage: Obfuscating Scan Chains with Camouflaged Sequential and Logic Gates"],"prefix":"10.23919","author":[{"given":"Tarik","family":"Ibrahimpasic","sequence":"first","affiliation":[{"name":"Chair of Electronic Design Automation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Grace Li","family":"Zhang","sequence":"additional","affiliation":[{"name":"Technical University of Darmstadt,Hardware for Artificial Intelligence Group,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michaela","family":"Brunner","sequence":"additional","affiliation":[{"name":"TU Munich,Chair of Security in Information Technology,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georg","family":"Sigl","sequence":"additional","affiliation":[{"name":"TU Munich,Chair of Security in Information Technology,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bing","family":"Li","sequence":"additional","affiliation":[{"name":"Chair of Electronic Design Automation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[{"name":"Chair of Electronic Design Automation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.13154\/tches.v2019.i3.86-118"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341985"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2974338"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2772817"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2940750"},{"volume-title":"15nm Open-Cell library and 45nm freePDK","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"}],"event":{"name":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2024,3,25]]},"location":"Valencia, Spain","end":{"date-parts":[[2024,3,27]]}},"container-title":["2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10546498\/10546499\/10546888.pdf?arnumber=10546888","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T04:34:22Z","timestamp":1723696462000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10546888\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":9,"URL":"https:\/\/doi.org\/10.23919\/date58400.2024.10546888","relation":{},"subject":[],"published":{"date-parts":[[2024,3,25]]}}}