{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,21]],"date-time":"2026-03-21T19:15:20Z","timestamp":1774120520710,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992691","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T13:36:35Z","timestamp":1747834595000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["DEAR-PIM: Processing-in-Memory Architecture with Disaggregated Execution of All-bank Requests"],"prefix":"10.23919","author":[{"given":"Jungi","family":"Hyun","sequence":"first","affiliation":[{"name":"Seoul National University, Inter-University Semiconductor Research Center (ISRC)"}]},{"given":"Minseok","family":"Seo","sequence":"additional","affiliation":[{"name":"Seoul National University, Inter-University Semiconductor Research Center (ISRC)"}]},{"given":"Seongho","family":"Jeong","sequence":"additional","affiliation":[{"name":"Seoul National University, Inter-University Semiconductor Research Center (ISRC)"}]},{"given":"Hyuk-Jae","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, Inter-University Semiconductor Research Center (ISRC)"}]},{"given":"Xuan Truong","family":"Nguyen","sequence":"additional","affiliation":[{"name":"Seoul National University, Inter-University Semiconductor Research Center (ISRC)"}]}],"member":"263","reference":[{"key":"ref1","article-title":"PIMSimulator","author":"Advanced"},{"key":"ref2","article-title":"High Bandwidth Memory (HBM) DRAM","year":"2013","journal-title":"JESD235"},{"key":"ref3","article-title":"Language Models are Unsupervised Multitask Learners","author":"Radford","year":"2019","journal-title":"arXiv"},{"key":"ref4","article-title":"OPT: Open Pre-trained Transformer Language Models","author":"Zhang","year":"2022","journal-title":"arXiv"},{"key":"ref5","article-title":"The Llama3 Herd of Models","author":"Dubey","year":"2024","journal-title":"arXiv"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651324"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3620665.3640422"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.46506\/jica.2021.2.1.043"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365862"},{"key":"ref11","article-title":"A lynm 1.25V 8Gb, 16Gb\/s\/pin GDDR6-based Accelerator-In-Memory supporting ITFLOPS MAC Operation and Var-ious Activation Functions for Deep-Learning Applications","author":"Lee","year":"2022","journal-title":"ISSCC"},{"key":"ref12","article-title":"Design Compiler"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614314"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665724"},{"key":"ref17","article-title":"lmageNet Classification with Deep Convolutional Neural Networks","author":"Krizhevsky","year":"2012","journal-title":"NeurIPS"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref19","article-title":"Nvidia A100 Tensor Core GPU"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/date.2012.6176428"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3203051"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","location":"Lyon, France","start":{"date-parts":[[2025,3,31]]},"end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992691.pdf?arnumber=10992691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,10]],"date-time":"2025-07-10T17:44:39Z","timestamp":1752169479000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992691\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":21,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992691","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}