{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:30:10Z","timestamp":1766068210754,"version":"3.41.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["T2293700,T2293701,T2293704"],"award-info":[{"award-number":["T2293700,T2293701,T2293704"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992706","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Efficient Approximate Logic Synthesis with Dual-Phase Iterative Framework"],"prefix":"10.23919","author":[{"given":"Ruicheng","family":"Dai","sequence":"first","affiliation":[{"name":"UM-SJTU Joint Inst."}]},{"given":"Xuan","family":"Wang","sequence":"additional","affiliation":[{"name":"UM-SJTU Joint Inst."}]},{"given":"Wenhui","family":"Liang","sequence":"additional","affiliation":[{"name":"UM-SJTU Joint Inst."}]},{"given":"Xiaolong","family":"Shen","sequence":"additional","affiliation":[{"name":"Huawei Tech. Co., Ltd.,China"}]},{"given":"Menghui","family":"Xu","sequence":"additional","affiliation":[{"name":"Huawei Tech. Co., Ltd.,China"}]},{"given":"Leibin","family":"Ni","sequence":"additional","affiliation":[{"name":"Huawei Tech. Co., Ltd.,China"}]},{"given":"Gezi","family":"Li","sequence":"additional","affiliation":[{"name":"Huawei Tech. Co., Ltd.,China"}]},{"given":"Weikang","family":"Qian","sequence":"additional","affiliation":[{"name":"UM-SJTU Joint Inst."}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/530144a"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682905"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2672976"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2016.7738674"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456913"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967003"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763248"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218627"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3054603"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.280"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247856"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473952"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3170502"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774604"},{"key":"ref18","first-page":"146","article-title":"Approximate logic synthesis by genetic algorithm with an error rate guarantee","volume-title":"Asia and South Pacific Design Automation Conference","author":"Lee","year":"2023"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3149717"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530464"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702683"},{"volume-title":"ABC: A system for sequential synthesis and verification","year":"2024","author":"Mishchenko","key":"ref22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"article-title":"The EPFL combinational benchmark suite","volume-title":"EPFL Integrated Systems Lab","year":"2024","key":"ref24"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992706.pdf?arnumber=10992706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:55:14Z","timestamp":1747893314000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":24,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992706","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}