{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:05:16Z","timestamp":1747973116073,"version":"3.41.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992722","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors"],"prefix":"10.23919","author":[{"given":"Luca","family":"Colagrande","sequence":"first","affiliation":[{"name":"ETH Zurich,Integrated Systems Laboratory (IIS),Zurich,Switzerland"}]},{"given":"Jayanth","family":"Jonnalagadda","sequence":"additional","affiliation":[{"name":"D-ITET, ETH Zurich,Zurich,Switzerland"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Zurich,Integrated Systems Laboratory (IIS),Zurich,Switzerland"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.73"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1145\/2000064.2000108","article-title":"Dark silicon and the end of multicore scaling","volume-title":"2011 38th Annual International Symposium on Computer Architecture","author":"Esmaeilzadeh"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5160980"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3027900"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/b978-0-12-804189-5.00005-3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-76871-3"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3658494"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992722.pdf?arnumber=10992722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:44:49Z","timestamp":1747892689000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992722\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":7,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992722","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}