{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:05:26Z","timestamp":1747973126497,"version":"3.41.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2022YFB4400600"],"award-info":[{"award-number":["2022YFB4400600"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62404256"],"award-info":[{"award-number":["62404256"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992751","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["LLM4GV: An LLM-Based Flexible Performance-Aware Framework for GEMM Verilog Generation"],"prefix":"10.23919","author":[{"given":"Dingyang","family":"Zou","sequence":"first","affiliation":[{"name":"Nanjing University,Nanjing,China"}]},{"given":"Gaoche","family":"Zhang","sequence":"additional","affiliation":[{"name":"Nanjing University,Nanjing,China"}]},{"given":"Kairui","family":"Sun","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University,Shenzhen,China"}]},{"given":"Zhe","family":"Wen","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University,Shenzhen,China"}]},{"given":"Meiqi","family":"Wang","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University,Shenzhen,China"}]},{"given":"Zhongfeng","family":"Wang","sequence":"additional","affiliation":[{"name":"Nanjing University,Nanjing,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3350661"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323953"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref4","article-title":"CodeV: Empowering LLMs for Verilog Generation through Multi-Level Summarization","volume":"10424","author":"Yang","year":"2024","journal-title":"arXiv preprint"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992751.pdf?arnumber=10992751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:55:15Z","timestamp":1747893315000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992751\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":6,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992751","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}