{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T17:00:04Z","timestamp":1773248404788,"version":"3.50.1"},"reference-count":44,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992817","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":4,"title":["Are LLMs Ready for Practical Adoption for Assertion Generation?"],"prefix":"10.23919","author":[{"given":"Vaishnavi","family":"Pulavarthi","sequence":"first","affiliation":[{"name":"University of Illinois Chicago,Electrical and Computer Engg. Dept.,Chicago,USA"}]},{"given":"Deeksha","family":"Nandal","sequence":"additional","affiliation":[{"name":"University of Illinois Chicago,Electrical and Computer Engg. Dept.,Chicago,USA"}]},{"given":"Soham","family":"Dan","sequence":"additional","affiliation":[{"name":"Microsoft"}]},{"given":"Debjit","family":"Pal","sequence":"additional","affiliation":[{"name":"University of Illinois Chicago,Electrical and Computer Engg. Dept.,Chicago,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3510578"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61474-5_80"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45319-9_9"},{"key":"ref4","article-title":"Verification of Java Programs Using Symbolic Execution and Invariant Generation","volume-title":"Int\u2019l SPIN Workshop on Model Checking of Software (SPIN)","author":"Corina","year":"2004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193920"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HASE.2005.6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.30"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013995"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419813"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081380"},{"key":"ref11","article-title":"Goldmine:An Automatic Assertion Generation Tool","volume-title":"GoldMine","year":"2024"},{"key":"ref12","article-title":"ARTmine: Automatic Association Rule Mining with Temporal Behavior for Hardware Verification","volume-title":"Design, Automation, and Test in Europe (DATE)","author":"Reza","year":"2024"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197525"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2921374"},{"key":"ref15","article-title":"AssertionBench: A Benchmark to Evaluate Large-Language Models for Assertion Generation for Hardware Design","volume-title":"Conf. of the Nations of the Americas Chapter of the Assoc. for Computational Linguistics (NAACL Findings)","author":"Pulavarthi","year":"2025"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"key":"ref17","first-page":"1800","article-title":"IEEE Standard for SystemVerilog-Unified Hardware Design, Specification, and Verification Language","year":"2024","journal-title":"SystemVerilog"},{"key":"ref18","article-title":"Cadence","volume-title":"JasperGold Apps","year":"2024"},{"key":"ref19","article-title":"Attention is All You Need","volume-title":"Int\u2019l Conference on Neural Information Processing Systems (NeurIPS)","author":"Vaswani","year":"2017"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2020.findings-emnlp.139"},{"key":"ref21","author":"Achiam","year":"2024","journal-title":"GPT-4 Technical Report"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE43902.2021.00041"},{"key":"ref23","volume-title":"OpenCores","year":"2024"},{"key":"ref24","volume-title":"CLOC","year":"2025"},{"key":"ref25","article-title":"NCSA Delta","volume-title":"NCSA","year":"2024"},{"key":"ref26","article-title":"Model Repository","volume-title":"HuggingFace","year":"2024"},{"key":"ref27","author":"Ye","year":"2023","journal-title":"A Comprehensive Capability Analysis of GPT-3 and GPT-3.5 Series Models"},{"key":"ref28","author":"Rozi\u00e8re","year":"2024","journal-title":"Code Llama: Open Foundation Models for Code"},{"key":"ref29","article-title":"Introducing Meta Llama 3: The most capable openly available LLM to date","volume-title":"Meta","year":"2024"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2241176"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287660"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC54400.2022.9939640"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DSD57027.2022.00095"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3474376.3487286"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3565801"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545352"},{"key":"ref37","author":"Touvron","year":"2023","journal-title":"LLaMA: Open and Efficient Foundation Language Models"},{"key":"ref38","volume-title":"Google Gemini","year":"2025"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/iccad57390.2023.10323812"},{"key":"ref40","author":"Orenes-Vera","year":"2023","journal-title":"Using LLMs to Facilitate Formal Verification of RTL"},{"key":"ref41","author":"Kande","year":"2023","journal-title":"LLM-assisted Generation of Hardware Assertions"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691792"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI61997.2024.00130"},{"key":"ref44","article-title":"Can Large Language Models Reason About Program Invariants?","volume-title":"Int\u2019l Conf. on Machine Learning (ICML)","author":"Pei","year":"2023"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","location":"Lyon, France","start":{"date-parts":[[2025,3,31]]},"end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992817.pdf?arnumber=10992817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:32:37Z","timestamp":1747891957000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992817\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":44,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992817","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}