{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:10:12Z","timestamp":1747894212659,"version":"3.41.0"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U22B2022,62125202"],"award-info":[{"award-number":["U22B2022,62125202"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992828","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Arbiter: Alleviating Concurrent Write Amplification in Persistent Memory"],"prefix":"10.23919","author":[{"given":"Bolun","family":"Zhu","sequence":"first","affiliation":[{"name":"Huazhong University of Science and Technology"}]},{"given":"Yu","family":"Hua","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology"}]}],"member":"263","reference":[{"journal-title":"Intel Announces Optane Storage Brand For 3D XPoint Products","year":"2015","author":"Smith","key":"ref1"},{"journal-title":"Compute Express Link Specification Revision 3.1.","article-title":"CXL Consortium","year":"2024","key":"ref2"},{"journal-title":"The Volatile Benefit of Persistent Memory","year":"2020","key":"ref3"},{"journal-title":"ipmctl","year":"2021","key":"ref4"},{"journal-title":"INTEL. Intel\u00ae Optane persistent memory 200 series","year":"2020","key":"ref5"},{"key":"ref6","article-title":"Pacman: An Efficient Compaction Approach for Log-Structured Key-Value Store on Persistent Memory","author":"Jing","year":"2020","journal-title":"ATC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378515"},{"key":"ref8","article-title":"Odinfs: Scaling PM Performance with Opportunistic Delegation","author":"Zhou","year":"2022","journal-title":"OSDI"},{"key":"ref9","article-title":"Lock-free Concurrent Level Hashing for Persistent Memory","author":"Chen","year":"2020","journal-title":"ATC"},{"key":"ref10","article-title":"Endurable transient inconsistency in byte-addressable persistent b+-tree","author":"Hwang","year":"2018","journal-title":"FAST"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3492321.3519556"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3476886.3477517"},{"key":"ref13","article-title":"Extending Intel-xS6 Consistency and Persistency: Formalising the Semantics of Intel-xS6 Memory Types and Non-temporal Stores","author":"Raad","year":"2022","journal-title":"POPL"},{"journal-title":"TPC-C Benchmark V5.11.","key":"ref14"},{"volume":"1","journal-title":"Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Man-ual Combined","key":"ref15"},{"key":"ref16","article-title":"An Empirical Guide to the Behavior and Use of Scalable Persistent Memory","author":"Yang","year":"2020","journal-title":"FAST"},{"journal-title":"Deprecating the PCOMMIT instruction","year":"2016","author":"Rudoff","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507743"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"ref20","article-title":"Theodore Michaili$dis, Steven Swanson, and Jishen Zhao. Characterizing and Modeling NonVolatile Memory Systems","author":"Wang","year":"2020","journal-title":"MICRO"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.14778\/3389133.3389134"},{"key":"ref22","article-title":"Write-Optimized Dynamic Hashing for Persistent Memory","author":"Nam","year":"2019","journal-title":"FAST"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3447786.3456237"},{"key":"ref24","article-title":"ArchTM: Architecture Aware, High Performance Transaction for Persistent Memory","author":"Wu","year":"2021","journal-title":"FAST"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.14778\/3397230.3397251"},{"key":"ref26","article-title":"MT2: Memory Bandwidth Regulation on Hybrid NVM\/DRAM Platforms","author":"Yi","year":"2022","journal-title":"FAST"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3476886.3477517"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD58817.2023.00038"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD58817.2023.00036"},{"key":"ref30","article-title":"ROLEX: A Scalable RDMA-oriented Learned Key-Value Store for Disaggregated Memory Systems","author":"Li","year":"2023","journal-title":"FAST"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992828.pdf?arnumber=10992828","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:32:30Z","timestamp":1747891950000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992828\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":30,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992828","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}