{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:39:27Z","timestamp":1773841167983,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992830","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":3,"title":["A 101 TOPS\/W and 1.73 TOPS\/mm<sup>2<\/sup> 6T SRAM-Based Digital Compute-in-Memory Macro Featuring a Novel 2T Multiplier"],"prefix":"10.23919","author":[{"given":"Priyanshu","family":"Tyagi","sequence":"first","affiliation":[{"name":"Indian Institute of Technology (IIT) Roorkee"}]},{"given":"Sparsh","family":"Mittal","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology (IIT) Roorkee"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582864"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/43\/3\/031401"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3160455"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102276"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365984"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1145\/3508352.3549423","article-title":"Low-Cost 7T-SRAM Compute-in-Memory Design Based on Bit-Line Charge-Sharing Based Analog-to-Digital Conversion","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design, ser. ICCAD \u201922","author":"Lee","year":"2022"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3162602"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586103"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3508352.3549423","article-title":"Low-cost 7t-sram compute-in-memory design based on bit-line charge-sharing based analog-to-digital conversion","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design","author":"Lee","year":"2022"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2019.8902824"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2616357"},{"key":"ref14","first-page":"252","article-title":"16.4 An 89TOPS\/W and 16.3 TOPS\/mm2 all-digital SRAM-based full-precision compute-in memory macro in 22nm for machine-learning edge applications","volume":"64","author":"Chi","year":"2021","journal-title":"ISSCC"},{"key":"ref15","first-page":"1","article-title":"A 5-nm 254-TOPS\/W 221-TOPS\/mm 2 fully-digital computing-in-memory macro supporting wide-range dynamic-voltage-frequency scaling and simultaneous MAC and write operations","volume":"65","author":"Fujiwara","year":"2022","journal-title":"ISSCC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref19","first-page":"38","article-title":"2.2 Zen 4c\u201d: The AMD 5nm Area-Optimized \u00d7 86\u201364 Microprocessor Core","volume":"67","author":"Burd","year":"2024","journal-title":"ISSCC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573556"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2021.3093354"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3168053"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC53507.2021.9613913"},{"key":"ref24","first-page":"496","article-title":"A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"Khwa","year":"2018","journal-title":"ISSCC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"}],"event":{"name":"2025 Design, Automation &amp; Test in Europe Conference (DATE)","location":"Lyon, France","start":{"date-parts":[[2025,3,31]]},"end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation &amp;amp; Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992830.pdf?arnumber=10992830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:46:26Z","timestamp":1747892786000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":26,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992830","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}