{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T08:12:03Z","timestamp":1768637523163,"version":"3.49.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100014188","name":"Ministry of Science and ICT","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992841","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T13:36:35Z","timestamp":1747834595000},"page":"1-7","source":"Crossref","is-referenced-by-count":3,"title":["SPB: Towards Low-Latency CXL Memory via Speculative Protocol Bypassing"],"prefix":"10.23919","author":[{"given":"Junbum","family":"Park","sequence":"first","affiliation":[{"name":"Sungkyunkwan University,Memory Division, Samsung Electronics,Dept. of Semiconductor and Display Engineering"}]},{"given":"Yongho","family":"Lee","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University,Dept. of Electrical and Computer Engineering"}]},{"given":"Sungbin","family":"Jang","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University,Dept. of Electrical and Computer Engineering"}]},{"given":"Wonyoung","family":"Lee","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University,Memory Division, Samsung Electronics,Dept. of Semiconductor and Display Engineering"}]},{"given":"Seokin","family":"Hong","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University,Dept. of Electrical and Computer Engineering"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Compute Express Link (CXL): All you need to know, Rambus","year":"2023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3669900"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Asia63397.2024.10773905"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/3613424.3614256","article-title":"Demystifying cxl memory with genuine cxl-ready systems and devices","volume-title":"Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Sun","year":"2023"},{"key":"ref5","volume-title":"Products formerly Sapphire Rapids, Intel","year":"2023"},{"key":"ref6","volume-title":"Samsung Develops Industry\u2019s First CXL DRAM Supporting CXL 2.0, Samsung","year":"2023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2023.3333759"},{"key":"ref8","article-title":"Pci express base specification revision 5.0, version 1.0","year":"2019","journal-title":"Placeholder Journal"},{"key":"ref9","article-title":"Compute Express Link Consortium","year":"2023","journal-title":"CXL 3.1 Specification"},{"key":"ref10","article-title":"Intel memory latency checker v3.11","volume-title":"Intel","author":"Vish","year":"2024"},{"key":"ref11","volume-title":"CXL Protocol Analysis and Exerciser Tools, Teledyne LeCroy","year":"2023"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI55740.2022.00017"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"ref14","article-title":"A case for cxl-centric server processors","author":"Cho","year":"2023","journal-title":"arXiv preprint"},{"key":"ref15","volume-title":"Standard Performance Evaluation Corporation, SPEC."},{"key":"ref16","volume-title":"The PCIe\u00ae 6.0 Specification Webinar: Error Detection and Correction with FEC, pcisig","year":"2023"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","location":"Lyon, France","start":{"date-parts":[[2025,3,31]]},"end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992841.pdf?arnumber=10992841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T20:47:19Z","timestamp":1768596439000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992841\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992841","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}