{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T05:08:59Z","timestamp":1769749739954,"version":"3.49.0"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100031060","name":"European High Performance Computing Joint Undertaking","doi-asserted-by":"publisher","award":["800928,101036168"],"award-info":[{"award-number":["800928,101036168"]}],"id":[{"id":"10.13039\/100031060","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992853","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["c2c-gem5: Full System Simulation of Cache-Coherent Chip-to-Chip Interconnects"],"prefix":"10.23919","author":[{"given":"Luis Bertran","family":"Alvarez","sequence":"first","affiliation":[{"name":"Univ. Montpellier, CNRS,LIRMM,Montpellier,France"}]},{"given":"Ghassan","family":"Chehaibar","sequence":"additional","affiliation":[{"name":"ATOS,Paris,France"}]},{"given":"Stephen","family":"Busch","sequence":"additional","affiliation":[{"name":"ATOS,Paris,France"}]},{"given":"Pascal","family":"Benoit","sequence":"additional","affiliation":[{"name":"Univ. Montpellier, CNRS,LIRMM,Montpellier,France"}]},{"given":"David","family":"Novo","sequence":"additional","affiliation":[{"name":"Univ. Montpellier, CNRS,LIRMM,Montpellier,France"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"ref2","article-title":"CCIX Consortium: Cache Coherent Interconnect for Accelerators (CCIX)","volume-title":"CCIX Consortium","year":"2024"},{"key":"ref3","article-title":"UCIe Consortium: Universal Chiplet Interconnect Express (UCIe)","volume-title":"UCIe Consortium","year":"2024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2856978"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2022.3203005"},{"key":"ref6","article-title":"The gem5 simulator: Version 20.0+","author":"Lowe-Power","year":"2020","journal-title":"arXiv preprint"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"ref8","article-title":"Arm AMBA CHI architecture specification","volume-title":"ARM Limited","year":"2025"},{"key":"ref9","article-title":"Arm N1SDP specifications","volume-title":"ARM Limited","year":"2025"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/1454115.1454128","article-title":"The PARSEC benchmark suite: Characterization and architectural implications","volume-title":"Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Bienia","year":"2008"},{"key":"ref11","volume-title":"c2c-gem5: Full system simulation of cache-coherent chip-to-chip interconnects","author":"Bertran Alvarez","year":"2025"},{"key":"ref12","article-title":"Arm Neoverse N1 Core Technical Reference Manual","volume-title":"ARM Limited","year":"2025"},{"key":"ref13","article-title":"SiFive Performance P870 Core Series","volume-title":"SiFive, Inc.","year":"2024"},{"key":"ref14","article-title":"Tensor unit technology","volume-title":"Semidynamics Technology Services, S.L.","year":"2024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref16","volume-title":"CHI-based Ruby protocol","author":"Randall","year":"2021"},{"key":"ref17","article-title":"The AMD gem5 APU simulator: Modeling heterogeneous systems in gem5","volume-title":"Tutorial at the International Symposium on Microarchitecture (MICRO)","author":"Beckmann","year":"2015"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00058"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"ref21","article-title":"NNSE: Nostrum network-on-chip simulation environment","volume-title":"Swedish System-on-Chip Conference (SSoCC)","author":"Lu","year":"2005"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3477206.3477459"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-42785-5_8"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00033"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975287"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3642921.3642956"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2954679.2872414"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","location":"Lyon, France","start":{"date-parts":[[2025,3,31]]},"end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992853.pdf?arnumber=10992853","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:35:28Z","timestamp":1747892128000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992853\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":28,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992853","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}