{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:10:12Z","timestamp":1747894212608,"version":"3.41.0"},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["NSFC62202287"],"award-info":[{"award-number":["NSFC62202287"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992871","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["SSMDVFS: Microsecond-Scale DVFS on GPGPUs with Supervised and Self-Calibrated ML"],"prefix":"10.23919","author":[{"given":"Minqing","family":"Sun","sequence":"first","affiliation":[{"name":"The University of Michigan-Shanghai, Jiao Tong University Joint Institute, Shanghai Jiao Tong University,Shanghai,China"}]},{"given":"Ruiqi","family":"Sun","sequence":"additional","affiliation":[{"name":"The University of Michigan-Shanghai, Jiao Tong University Joint Institute, Shanghai Jiao Tong University,Shanghai,China"}]},{"given":"Yingtao","family":"Shen","sequence":"additional","affiliation":[{"name":"The University of Michigan-Shanghai, Jiao Tong University Joint Institute, Shanghai Jiao Tong University,Shanghai,China"}]},{"given":"Wei","family":"Yan","sequence":"additional","affiliation":[{"name":"The Institute of Computing Technology, Chinese Academy of Sciences,Beijing,China"}]},{"given":"Qinfen","family":"Hao","sequence":"additional","affiliation":[{"name":"The Institute of Computing Technology, Chinese Academy of Sciences,Beijing,China"}]},{"given":"An","family":"Zou","sequence":"additional","affiliation":[{"name":"The University of Michigan-Shanghai, Jiao Tong University Joint Institute, Shanghai Jiao Tong University,Shanghai,China"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Predict; don\u2019t react for enabling efficient fine-grain dvfs in gpus","volume-title":"Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","volume":"4","author":"Bharadwaj","year":"2022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3380446.3430630"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830826"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89740-8_2"},{"journal-title":"Polybench: The polyhedral benchmark suite","year":"2024","author":"Pouchet","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00072"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012487302797"},{"key":"ref10","first-page":"469","article-title":"Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MI-CRO)","author":"Li","year":"2009"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401196"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757354"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310172"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2457920"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598294"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658633"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1952998.1952999"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2591798"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687457"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-015-1415-y"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2694388"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1145\/1854273.1854283","article-title":"Scalable thread scheduling and global power management for heterogeneous many-core architectures","volume-title":"2010 19th International Conference on Parallel Architectures and Compilation Techniques","author":"Winter","year":"2010"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2059270"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187575"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2442087.2442095"},{"key":"ref26","doi-asserted-by":"crossref","DOI":"10.7873\/DATE.2015.0992","article-title":"Distributed reinforcement learning for power limited many-core system performance optimization","volume-title":"Design, Automation & Test in Europe Conference & Exhibition","author":"Chen","year":"2015"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2772822"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714974"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9111812"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062268"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00039"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2023.3235439"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546535"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992871.pdf?arnumber=10992871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:32:41Z","timestamp":1747891961000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992871\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":33,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992871","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}