{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:40:01Z","timestamp":1747896001799,"version":"3.41.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Union","doi-asserted-by":"publisher","award":["101070634"],"award-info":[{"award-number":["101070634"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100014013","name":"UK Research and Innovation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100014013","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992944","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital\/Analog Neural Processing Units"],"prefix":"10.23919","author":[{"given":"Hong","family":"Pang","sequence":"first","affiliation":[{"name":"ETH Zurich,Switzerland"}]},{"given":"Carmine","family":"Cappetta","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Cornaredo,Italy"}]},{"given":"Riccardo","family":"Massa","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Agrate,Italy"}]},{"given":"Athanasios","family":"Vasilopoulos","sequence":"additional","affiliation":[{"name":"IBM Research,Zurich,Switzerland"}]},{"given":"Elena","family":"Ferro","sequence":"additional","affiliation":[{"name":"ETH Zurich,Switzerland"}]},{"given":"Gamze","family":"Islamoglu","sequence":"additional","affiliation":[{"name":"ETH Zurich,Switzerland"}]},{"given":"Angelo","family":"Garofalo","sequence":"additional","affiliation":[{"name":"ETH Zurich,Switzerland"}]},{"given":"Francesco","family":"Conti","sequence":"additional","affiliation":[{"name":"University of Bologna,Italy"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Zurich,Switzerland"}]},{"given":"Irem","family":"Boybat","sequence":"additional","affiliation":[{"name":"IBM Research,Zurich,Switzerland"}]},{"given":"Thomas","family":"Boesch","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Geneva,Switzerland"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-023-01010-1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3221390"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558286"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2638459"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.36"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2023.3306720"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631529"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2709742"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-15-6048-4_40"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870349"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067422"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"article-title":"Ibex RISC-V Core","volume-title":"GitHub","year":"2024","key":"ref14"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992944.pdf?arnumber=10992944","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:58:39Z","timestamp":1747893519000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992944\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":14,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992944","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}