{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:05:19Z","timestamp":1747973119613,"version":"3.41.0"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992968","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Xray: Detecting and Exploiting Vulnerabilities in Arm AXI Interconnects"],"prefix":"10.23919","author":[{"given":"Melisande","family":"Zonta","sequence":"first","affiliation":[{"name":"ETH Zurich"}]},{"given":"Nora","family":"Hinderling","sequence":"additional","affiliation":[{"name":"ETH Zurich"}]},{"given":"Shweta","family":"Shinde","sequence":"additional","affiliation":[{"name":"ETH Zurich"}]}],"member":"263","reference":[{"volume-title":"AMBA AXI Protocol Specification","year":"2019","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3358183"},{"volume-title":"AXI Xilinx Firewall","year":"2024","author":"Xilinx","key":"ref3"},{"article-title":"AXI Cadence Formal Verification IP","volume-title":"Cadence","year":"2024","key":"ref4"},{"article-title":"AXI Cadence Simulation Verification IP","volume-title":"Cadence","year":"2024","key":"ref5"},{"volume-title":"AXI Xilinx Verification IP","year":"2024","author":"Xilinx","key":"ref6"},{"volume-title":"AXI Xilinx interconnect implementation","year":"2024","key":"ref7"},{"volume-title":"AXI Xilinx smartconnect implementation","year":"2024","key":"ref8"},{"article-title":"Open Source Platform","volume-title":"Pulp Platform","year":"2024","key":"ref9"},{"volume-title":"Using a formal property file to verify an AXI-lite peripheral","year":"2024","author":"Gisselquist","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2022.3179227"},{"article-title":"AXI PULP crossbar implementation","volume-title":"PULP","year":"2024","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676844"},{"article-title":"AXI Full Crossbar ZipCPU implementation","volume-title":"AXI Full Crossbar","year":"2024","key":"ref14"},{"volume-title":"Vivado","year":"2024","author":"Xilinx","key":"ref15"},{"volume-title":"Vivado Axi Peripheral Creation","year":"2024","key":"ref16"},{"volume-title":"VCU118","year":"2024","key":"ref17"},{"volume-title":"ZCU102","year":"2024","key":"ref18"},{"volume-title":"Vitis","year":"2024","key":"ref19"},{"volume-title":"AXI Xilinx Protocol Checker","year":"2024","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RAGE62451.2024.00014"},{"key":"ref22","article-title":"Safety verification of third-party hardware modules via information flow tracking","volume-title":"Real-Time Intell. Edge Comput. Workshop (RAGE) Co-Located 59th Design Autom. Conf.(DAC)","author":"Meza","year":"2022"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218652"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643538"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546511"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0302"},{"article-title":"Trustzone","volume-title":"ARM","year":"2024","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240842"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586289"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00071"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.10"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.32"},{"key":"ref33","article-title":"HardFails: Insights into Software-Exploitable hardware bugs","author":"Dessouky","year":"2019","journal-title":"USENIX Security"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.18"},{"article-title":"AXI Synopsys Verification IP","volume-title":"Synopsys","year":"2024","key":"ref35"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992968.pdf?arnumber=10992968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:48:07Z","timestamp":1747892887000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992968\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":35,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992968","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}