{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T16:46:42Z","timestamp":1764002802767,"version":"3.41.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992992","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-2","source":"Crossref","is-referenced-by-count":2,"title":["Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators"],"prefix":"10.23919","author":[{"given":"Filip","family":"Masar","sequence":"first","affiliation":[{"name":"Brno University of Technology,Faculty of Information Technology,Brno,Czechia"}]},{"given":"Vojtech","family":"Mrazek","sequence":"additional","affiliation":[{"name":"Brno University of Technology,Faculty of Information Technology,Brno,Czechia"}]},{"given":"Lukas","family":"Sekanina","sequence":"additional","affiliation":[{"name":"Brno University of Technology,Faculty of Information Technology,Brno,Czechia"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3638242"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS56346.2023.10140043"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00033"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS60919.2024.10508925"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LATS58125.2023.10154505"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"volume-title":"NVIDIA deep learning accelerator (NVDLA)","year":"2021","key":"ref8"},{"volume-title":"NVDLA xilinx FPGA mapping","year":"2021","author":"Wang","key":"ref9"},{"volume-title":"OPEN AI LAB. Tengine","key":"ref10"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992992.pdf?arnumber=10992992","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:43:45Z","timestamp":1747892625000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992992\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":10,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992992","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}