{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:05:00Z","timestamp":1747973100823,"version":"3.41.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10992999","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN"],"prefix":"10.23919","author":[{"given":"Fatma","family":"Jebali","sequence":"first","affiliation":[{"name":"Université Paris-Saclay, CEA, List,Palaiseau,France,F-91120"}]},{"given":"Caaliph","family":"Andriamisaina","sequence":"additional","affiliation":[{"name":"Université Paris-Saclay, CEA, List,Palaiseau,France,F-91120"}]},{"given":"Mathieu","family":"Jan","sequence":"additional","affiliation":[{"name":"Université Paris-Saclay, CEA, List,Palaiseau,France,F-91120"}]},{"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG"}]},{"given":"Florian","family":"Egert","sequence":"additional","affiliation":[{"name":"Siemens Foundational Technology,Vienna,Austria"}]},{"given":"Bernhard","family":"Fischer","sequence":"additional","affiliation":[{"name":"Siemens Foundational Technology,Vienna,Austria"}]},{"given":"Alessio","family":"Burrello","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Italy"}]},{"given":"Daniele Jahier","family":"Pagliari","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Italy"}]},{"given":"Sara","family":"Vinco","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Italy"}]},{"given":"Giuseppe","family":"Tagliavini","sequence":"additional","affiliation":[{"name":"University of Bologna,Italy"}]},{"given":"Ingo","family":"Feldner","sequence":"additional","affiliation":[{"name":"Robert Bosch GmbH,Germany"}]},{"given":"Andreas","family":"Mauderer","sequence":"additional","affiliation":[{"name":"Robert Bosch GmbH,Germany"}]},{"given":"Axel","family":"Sauer","sequence":"additional","affiliation":[{"name":"Robert Bosch GmbH,Germany"}]},{"given":"Arn\u00f3r","family":"Kristmundsson","sequence":"additional","affiliation":[{"name":"Codasip GmbH,Germany"}]},{"given":"Alexander","family":"Schober","sequence":"additional","affiliation":[{"name":"Codasip GmbH,Germany"}]},{"given":"T\u00e9o","family":"Bernier","sequence":"additional","affiliation":[{"name":"Thales Research & Technology,France"}]},{"given":"Matti","family":"K\u00e4yr\u00e4","sequence":"additional","affiliation":[{"name":"Tampere University,Finland"}]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[{"name":"Technical University of Munich,Germany"}]},{"given":"Rocco","family":"Jonack","sequence":"additional","affiliation":[{"name":"MINRES Technologies GmbH,Germany"}]}],"member":"263","reference":[{"volume-title":"European Union","key":"ref1","article-title":"The European Chips Act"},{"volume-title":"TRISTAN project CHIPS-JU nr. 101095947","key":"ref2","article-title":"TRISTAN - Expand, mature and industrialize the European RISC- V ecosystem"},{"volume-title":"Open Source Hardware & Software Working Group","key":"ref3","article-title":"Recommendations and roadmap for european sovereignty on open source hardware, software and RISC-V"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00071"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD63220.2024.00109"},{"volume-title":"OpenHW Group","key":"ref6","article-title":"CVA6 RISC-V CPU"},{"key":"ref7","first-page":"46","article-title":"QEMU, a fast and portable dynamic translator","volume-title":"USENIX annual technical conference, FREENIX Track","volume":"41","author":"Bellard","year":"2005"},{"volume-title":"Systemc ams","year":"2024","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351864"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2650980"},{"key":"ref11","first-page":"51","article-title":"Integrating SystemC-AMS power modeling with a RISC-V ISS for virtual prototyping of battery-operated embedded devices","volume-title":"Proc. of Computing Frontiers (CF))","author":"Hamdi","year":"2024"},{"key":"ref12","article-title":"Deployment of containerized simulations in an API-driven distributed infrastructure","author":"Kraus","year":"2024","journal-title":"DVCon Europe 2024"},{"volume-title":"MINRES Technologies GmbH; a flexible simuation model for RISCV processors","author":"Jentzsch","key":"ref13"},{"volume-title":"MINRES Technologies GmbH; a flexible implementation of RISCV based processors","author":"Jentzsch","key":"ref14"},{"volume-title":"Siemens EDA","key":"ref15","article-title":"Catapult High-Level Synthesis and Verification"},{"volume-title":"OpenHW Group","key":"ref16","article-title":"Core-V eXtension interface (CV- X-IF)"},{"volume-title":"OpenHW Group","key":"ref17","article-title":"Core-V CV32E40X RISC-V IP"},{"volume-title":"Tampere University System-on-Chip Research Group","key":"ref18","article-title":"Intro-duction to ip-xact and kactus2 - kactus2\/kactus2dev wiki"},{"key":"ref19","first-page":"1","article-title":"Ieee standard for ip-xact, standard structure for packaging, integrating, and reusing ip within tool flows","year":"2023","journal-title":"IEEE Std 1685\u20132022 (Revision of IEEE Std 1685\u20132014)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.36"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0038-1"},{"key":"ref22","article-title":"Application of Attack Potential to Smartcards and Similar Devices","author":"Library","year":"2013","journal-title":"Tech. Rep."},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.34727\/2023\/isbn.978-3-85448-060-0_18"},{"article-title":"Yosys Open SYnthesis Suite","volume-title":"C. Wolf","year":"2023","key":"ref24"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/fdtc57191.2022.00017"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2024.i4.179-204"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10992999.pdf?arnumber=10992999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:34:43Z","timestamp":1747892083000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10992999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":26,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10992999","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}