{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:16:25Z","timestamp":1759331785550,"version":"3.41.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993069","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["Modeling and Analysis Technique for the Formal Verification of System-on-Chip Address Maps: Extended Abstract"],"prefix":"10.23919","author":[{"given":"Niels","family":"Mook","sequence":"first","affiliation":[{"name":"NXP,Eindhoven,The Netherlands"}]},{"given":"Erwin","family":"De Kock","sequence":"additional","affiliation":[{"name":"NXP,Eindhoven,The Netherlands"}]},{"given":"Bas","family":"Arts","sequence":"additional","affiliation":[{"name":"NXP,Eindhoven,The Netherlands"}]},{"given":"Soham","family":"Chakraborty","sequence":"additional","affiliation":[{"name":"Delft University of Technology,Delft,The Netherlands"}]},{"given":"Arie","family":"Van Deursen","sequence":"additional","affiliation":[{"name":"Delft University of Technology,Delft,The Netherlands"}]}],"member":"263","reference":[{"key":"ref1","article-title":"2022 Wilson Research Group IC\/ASIC functional verification trends","volume-title":"Siemens Digital Industries Software, Tech. Rep.","author":"Foster","year":"2023"},{"key":"ref2","first-page":"1","article-title":"IEEE standard for IP-XACT, standard structure for packaging, integrating, and reusing IP within tool flows","volume-title":"IEEE Std 1685\u20132022 (Revision of IEEE Std 1685\u20132014)","year":"2023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2023.10287892"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2017.57"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.36"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993069.pdf?arnumber=10993069","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:51:22Z","timestamp":1747893082000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993069\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":5,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993069","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}