{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T07:05:34Z","timestamp":1760598334850,"version":"3.41.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993071","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["ML-Based AIG Timing Prediction to Enhance Logic Optimization"],"prefix":"10.23919","author":[{"given":"Wenjing","family":"Jiang","sequence":"first","affiliation":[{"name":"University of Minnesota,Minneapolis,MN,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin","family":"Yan","sequence":"additional","affiliation":[{"name":"Google DeepMind,Mountain View,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1145\/3380446.3430638","article-title":"Decision making in synthesis cross technologies using Istms and transfer learning","volume-title":"Proc. MLCAD","author":"Yu","year":"2020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473925"},{"volume-title":"ABC commands","year":"2024","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"volume-title":"IWLS 2024 benchmarks","year":"2024","key":"ref5"},{"volume-title":"Learning to design efficient logic circuits","year":"2024","author":"Hillier","key":"ref6"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993071.pdf?arnumber=10993071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:56:55Z","timestamp":1747893415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":6,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993071","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}