{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:40:10Z","timestamp":1747896010914,"version":"3.41.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021YFA1003602"],"award-info":[{"award-number":["2021YFA1003602"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993117","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["AiSpGEMM: Accelerating Imbalanced SpGEMM on FPGAs with Flexible Interconnect and Intra-row Parallel Merging"],"prefix":"10.23919","author":[{"given":"Enhao","family":"Tang","sequence":"first","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China"}]},{"given":"Shun","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University,Nanjing,China"}]},{"given":"Hao","family":"Zhou","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Shanghai,China"}]},{"given":"Guohao","family":"Dai","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Shanghai,China"}]},{"given":"Jun","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University,Nanjing,China"}]},{"given":"Kun","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Lab of Integrated Chips & Systems,Shanghai,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.75"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-0348-7539-4_20"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2008.45"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/355791.355796"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10136958"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439284"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2015.2415257"},{"volume-title":"Basic Linear Algebra for Sparse Matrices on NVIDIA GPUs","year":"2023","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00067"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00015"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637557"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00068"},{"key":"ref14","first-page":"2082","article-title":"Learning Structured Sparsity in Deep Neural Networks","volume-title":"NIPS \u201916","author":"Wen"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446702"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00030"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637608"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071015"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3687480"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL60245.2023.00039"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993117.pdf?arnumber=10993117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:04:47Z","timestamp":1747893887000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":20,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993117","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}