{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:05:16Z","timestamp":1747973116464,"version":"3.41.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2020YFA0711900,2020YFA0711901"],"award-info":[{"award-number":["2020YFA0711900,2020YFA0711901"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"the National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["62474050,62304052,62141407,92473207,62474051,92373207,62090025"],"award-info":[{"award-number":["62474050,62304052,62141407,92473207,62474051,92373207,62090025"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993136","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["INTO-OA: Interpretable Topology Optimization for Operational Amplifiers"],"prefix":"10.23919","author":[{"given":"Jinyi","family":"Shen","sequence":"first","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"School of Computer Science, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]},{"given":"Zhaori","family":"Bi","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]},{"given":"Changhao","family":"Yan","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]},{"given":"Dian","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768826"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3435692"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.44506"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164041"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3295737"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546840"},{"key":"ref8","first-page":"44","article-title":"Topology synthesis of analog circuits based on adaptively generated building blocks","volume-title":"Proceedings of the 45th annual Design Automation Conference","author":"Das"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2023195"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2010.2093581"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.engappai.2019.01.012"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3153437"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3245979"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586306"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774676"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3296374"},{"issue":"9","key":"ref17","article-title":"Weisfeiler-lehman graph kernels","volume":"12","author":"Shervashidze","year":"2011","journal-title":"Journal of Machine Learning Research"},{"key":"ref18","article-title":"Interpretable neural architecture search via bayesian optimisation with weisfeiler-lehman kernels","author":"Ru","year":"2020","journal-title":"arXiv preprint"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807410"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2090088"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993136.pdf?arnumber=10993136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:45:20Z","timestamp":1747892720000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":20,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993136","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}