{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:05:03Z","timestamp":1747973103288,"version":"3.41.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993186","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Maximum Fanout-Free Window Enumeration: Towards Multi-Output Sub-Structure Synthesis"],"prefix":"10.23919","author":[{"given":"Ruofei","family":"Tang","sequence":"first","affiliation":[{"name":"Hong Kong Baptist University,Department of Computer Science,Hong Kong,China"}]},{"given":"Xuliang","family":"Zhu","sequence":"additional","affiliation":[{"name":"Antai College of Economics and Management, Shanghai Jiao Tong University,Shanghai,China"}]},{"given":"Lei","family":"Chen","sequence":"additional","affiliation":[{"name":"Huawei Noah's Ark Lab,Hong Kong,China"}]},{"given":"Xing","family":"Li","sequence":"additional","affiliation":[{"name":"Huawei Noah's Ark Lab,Hong Kong,China"}]},{"given":"Xin","family":"Huang","sequence":"additional","affiliation":[{"name":"Hong Kong Baptist University,Department of Computer Science,Hong Kong,China"}]},{"given":"Mingxuan","family":"Yuan","sequence":"additional","affiliation":[{"name":"Huawei Noah's Ark Lab,Hong Kong,China"}]},{"given":"Jianliang","family":"Xu","sequence":"additional","affiliation":[{"name":"Hong Kong Baptist University,Department of Computer Science,Hong Kong,China"}]}],"member":"263","reference":[{"key":"ref1","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","volume-title":"Proc. IWLS","volume":"6","author":"Brayton","year":"2006"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"597","DOI":"10.1145\/2429384.2429513","article-title":"Lazy man\u2019s logic synthesis","volume-title":"Proceedings of the International Conference on Computer-Aided Design","author":"Yang","year":"2012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456946"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116379"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712526"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v37i4.25524"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247727"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597155"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060420"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2012.6403106"},{"key":"ref14","first-page":"1629","article-title":"A universal macro block mapping scheme for arithmetic circuits","volume-title":"2015 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Wei","year":"2015"},{"key":"ref15","first-page":"1","article-title":"Dual-output LUT merging during FPGA technology mapping","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Wang","year":"2020"},{"key":"ref16","article-title":"FRAIGs: A unifying representation for logic synthesis and verification","volume-title":"ERL Technical Report, Tech. Rep.","author":"Mishchenko","year":"2005"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref18","article-title":"IWLS 2005 benchmarks","volume-title":"International Workshop for Logic Synthesis (IWLS)","author":"Albrecht","year":"2005"},{"key":"ref19","article-title":"The EPFL combinational benchmark suite","volume-title":"Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS)","author":"Amar","year":"2015"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993186.pdf?arnumber=10993186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:35:58Z","timestamp":1747892158000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993186\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":19,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993186","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}