{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:39:19Z","timestamp":1764333559515,"version":"3.41.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB4500200"],"award-info":[{"award-number":["2022YFB4500200"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council","doi-asserted-by":"publisher","award":["RES0048688,RES0051374,RES0054326"],"award-info":[{"award-number":["RES0048688,RES0051374,RES0054326"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993198","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["A Low-Power Mixed-Precision Integrated Multiply-Accumulate Architecture for Quantized Deep Neural Networks"],"prefix":"10.23919","author":[{"given":"Xiaolu","family":"Hu","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics,Shanghai,China"}]},{"given":"Xinkuang","family":"Geng","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics,Shanghai,China"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics,Shanghai,China"}]},{"given":"Jie","family":"Han","sequence":"additional","affiliation":[{"name":"University of Alberta,Department of Electrical and Computer Engineering,Edmonton,Canada"}]},{"given":"Honglan","family":"Jiang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics,Shanghai,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00069"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3128435"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546735"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2022.3226481"},{"key":"ref5","first-page":"38087","article-title":"SmoothQuant: Accurate and efficient post-training quantization for large language models","volume-title":"Proceedings of the 40th International Conference on Machine Learning","volume":"202","author":"Xiao"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR52729.2023.02340"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS59952.2024.10595949"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465915"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS.2019.8771610"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2950386"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141050"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"ref14","first-page":"229","article-title":"A multiple-precision multiply and accumulation design with multiply-add merged strategy for ai accelerating","volume-title":"Proceedings of the 26th Asia and South Pacific Design Automation Conference","author":"Zhang"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS.2019.8771481"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546734"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3170233"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3658797"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546701"},{"year":"2024","key":"ref20","article-title":"Designware DW02_mult"},{"journal-title":"CoRR","article-title":"Learned step size quantization","author":"Esser","key":"ref21"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993198.pdf?arnumber=10993198","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:42:56Z","timestamp":1747892576000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993198\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":21,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993198","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}