{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:05:18Z","timestamp":1747973118876,"version":"3.41.0"},"reference-count":49,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993204","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Runtime Security Analysis of Monolithic 3D Embedded DRAM with Oxide-Channel Transistor"],"prefix":"10.23919","author":[{"given":"Eduardo","family":"Ortega","sequence":"first","affiliation":[{"name":"ASU Center for Semiconductor Microelectronics, Arizona State University"}]},{"given":"Jungyoun","family":"Kwak","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Tech"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Tech"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"ASU Center for Semiconductor Microelectronics, Arizona State University"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2678373.2665726"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/tcad.2019.2915318"},{"volume-title":"Exploiting the DRAM rowhammer bug to gain kernel privileges","year":"2023","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISCA45697.2020.00059"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.23919\/DATE.2017.7927156"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"114116","DOI":"10.1016\/j.microrel.2021.114116","article-title":"Physical security of deep learning on edge devices: Comprehensive evaluation of fault injection attack vectors","volume":"120","author":"Hou","year":"2021","journal-title":"Microelectronics Reliability"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1007\/978-3-030-16350-1_1"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1007\/978-3-030-17982-3_12"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TED.2022.3215931"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1016\/j.microrel.2016.10.014","article-title":"Statistical distributions of row-hammering induced failures in DDR3 components","volume":"67","author":"Park","year":"2016","journal-title":"Microelectronics Reliability"},{"key":"ref11","article-title":"Rethinking ECC in the Era of Row-Hammer","author":"Qureshi","year":"2021","journal-title":"DRAMsec"},{"key":"ref12","first-page":"1","article-title":"Flip Feng Shui: hammering a needle in the software stack","volume-title":"USENIX","author":"Razavi","year":"2016"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/IRPS48227.2022.9764591"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ISCA.2018.00057"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/3061639.3062281"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/SP46214.2022.9833664"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/3466752.3480069"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/LED.2019.2891260"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1016\/j.microrel.2015.12.027","article-title":"Experiments and root cause analysis for active-precharge hammering fault in DDR3 SDRAM under 3 \u00d7 nm technology","volume-title":"Microelectron. Reliab.","author":"Park","year":"2016"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/TED.2021.3060362"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TVLSI.2024.3368044"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ACCESS.2022.3217212"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/3566097.3568350"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.23919\/DATE54114.2022.9774651"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.23919\/DATE56975.2023.10136903"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/INTMAG.2018.8508549"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/LED.2018.2872347"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/TED.2023.3296715"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/MM.2019.2942978"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/IEDM13553.2020.9371981"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/DSN-S58398.2023.00042"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/ICCAD51958.2021.9643473"},{"key":"ref33","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2016.04.006","article-title":"ASAP7: A 7-nm finFET predictive process design kit","volume-title":"Microelectronics Journal","author":"Clark","year":"2016"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1109\/TNS.2012.2188839"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/DSN.2015.49"},{"volume-title":"Ukrainian Blackjack group used ICS malware Fuxnet against Russian targets","year":"2024","key":"ref36"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1109\/TMAG.2007.903071"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1109\/NMDC57951.2023.10343984"},{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/IPFA58228.2023.10249197"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1145\/3579371.3589063"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1109\/ISSCC19947.2020.9063030"},{"volume-title":"Micron, DDR4 SDRAM","year":"2023","key":"ref42"},{"volume-title":"Analysis and design of Digital Integrated Circuits: In Deep Submicron Technology","year":"2005","author":"Hodges","key":"ref43"},{"doi-asserted-by":"publisher","key":"ref44","DOI":"10.1109\/IEDM.2017.8268437"},{"doi-asserted-by":"publisher","key":"ref45","DOI":"10.1109\/ICCAD.2017.8203838"},{"doi-asserted-by":"publisher","key":"ref46","DOI":"10.1109\/TCSII.2021.3051250"},{"doi-asserted-by":"publisher","key":"ref47","DOI":"10.1145\/2366231.2337202"},{"doi-asserted-by":"publisher","key":"ref48","DOI":"10.1145\/2678373.2665724"},{"doi-asserted-by":"publisher","key":"ref49","DOI":"10.1109\/EDTM55494.2023.10103134"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993204.pdf?arnumber=10993204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:48:07Z","timestamp":1747892887000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":49,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993204","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}