{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:05:14Z","timestamp":1747973114295,"version":"3.41.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993209","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["SHWCIM: A Scalable Heterogeneous Workload Computing-in-Memory Architecture"],"prefix":"10.23919","author":[{"given":"Yanfeng","family":"Yang","sequence":"first","affiliation":[{"name":"School of Microelectronics, South China University of Technology,Guangzhou,China"}]},{"given":"Yi","family":"Zou","sequence":"additional","affiliation":[{"name":"School of Microelectronics, South China University of Technology,Guangzhou,China"}]},{"given":"Zhibiao","family":"Xue","sequence":"additional","affiliation":[{"name":"School of Microelectronics, South China University of Technology,Guangzhou,China"}]},{"given":"Liuyang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Hungzhou International Innovation Institute, Beihang University,National Key Laboratory of Spintronics,Hangzhou,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.memori.2022.100022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ipdps57955.2024.00065"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185311"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2024.3453310"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3224363"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993209.pdf?arnumber=10993209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:44:09Z","timestamp":1747892649000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":5,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993209","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}