{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:22:54Z","timestamp":1775067774010,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993214","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A Soft Error Tolerant Flip-Flop for eFPGA Configuration Hardening in 22nm FinFET Process"],"prefix":"10.23919","author":[{"given":"Prashanth","family":"Mohan","sequence":"first","affiliation":[{"name":"Carnegie Mellon University,Dept. of Electrical and Computer Engineering,Pittsburgh,USA"}]},{"given":"Siddharth","family":"Das","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University,Dept. of Electrical and Computer Engineering,Pittsburgh,USA"}]},{"given":"Oguz","family":"Atli","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University,Dept. of Electrical and Computer Engineering,Pittsburgh,USA"}]},{"given":"Josh","family":"Joffrion","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories,Albuquerque,USA"}]},{"given":"Ken","family":"Mai","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University,Dept. of Electrical and Computer Engineering,Pittsburgh,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-42921-7_24"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375383"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720408"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560329"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936403"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523073"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.65"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2289745"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3109080"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","location":"Lyon, France","start":{"date-parts":[[2025,3,31]]},"end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993214.pdf?arnumber=10993214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:56:45Z","timestamp":1747893405000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993214\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":11,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993214","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}