{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:10:13Z","timestamp":1747894213575,"version":"3.41.0"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993222","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["NDPage: Efficient Address Translation for Near-Data Processing Architectures via Tailored Page Table"],"prefix":"10.23919","author":[{"given":"Qingcai","family":"Jiang","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, University of Science and Technology of China,Hefei,China"}]},{"given":"Buxin","family":"Tu","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, University of Science and Technology of China,Hefei,China"}]},{"given":"Hong","family":"An","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, University of Science and Technology of China,Hefei,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3459898.3463902"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/40.108548"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815970"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01757-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"629","DOI":"10.1145\/3307650.3322266","article-title":"Conda: Efficient cache coherence support for near-data accelerators","volume-title":"Proceedings of the 46th International Symposium on Computer Architecture","author":"Boroumand","year":"2019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1989.47168"},{"journal-title":"H. M. C. Consortium. Hmc specification 2.0","year":"2014","key":"ref10"},{"volume-title":"Transparent Huge Pages in 2.6.38","year":"2011","author":"Corbet","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/356571.356573"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.1985.304507"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247745"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00031"},{"key":"ref16","article-title":"Benchmarking a new paradigm: An experimental analysis of a real processing-in-memory architecture","author":"G\u00f3mez-Luna","year":"2021","journal-title":"arXiv preprint"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00047"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00029"},{"volume-title":"High Bandwidth Memory (HBM) DRAM","year":"2021","key":"ref19"},{"journal-title":"JESD23\u20135D: High Bandwidth Memory (HBM) DRAM Standard","year":"2021","key":"ref20"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"1196","DOI":"10.1145\/3613424.3623789","article-title":"Utopia: Fast and efficient address translation via hybrid restrictive & flexible virtual-to-physical address mappings","volume-title":"Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Kanellopoulos","year":"2023"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"1178","DOI":"10.1145\/3613424.3614276","article-title":"Victima: Drastically increasing address translation reach by leveraging underutilized cache resources","author":"Kanellopoulos","year":"2023","journal-title":"Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref23","first-page":"705","article-title":"Coordinated and efficient huge page management with ingens","volume-title":"12th USENIX Symposium on Operating Systems Design and Implementation (OSDI 16)","author":"Kwon","year":"2016"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"315","DOI":"10.1145\/2370816.2370862","article-title":"Optimal bypass monitor for high performance last-level caches","volume-title":"Proceedings of the 21st international conference on Parallel architectures and compilation techniques","author":"Li","year":"2012"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea6020005"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-16-7487-7_7"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807626"},{"key":"ref28","article-title":"Deep learning recommendation model for personalization and recommendation systems","author":"Naumov","year":"2019","journal-title":"arXiv preprint"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3110993"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507718"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.56"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2006.311859"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378493"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS51385.2021.00012"},{"key":"ref35","article-title":"Xsbench-the development and verification of a performance abstraction for monte carlo reactor analysis","author":"Tramm","year":"2014","journal-title":"The Role of Reactor Physics toward a Sustainable Future (PHYSOR)"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993222.pdf?arnumber=10993222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:33:20Z","timestamp":1747892000000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":35,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993222","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}