{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:05:27Z","timestamp":1747973127454,"version":"3.41.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993250","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["An Efficient On-Chip Reference Search and Optimization Algorithms for Variation-Tolerant STT-MRAM Read"],"prefix":"10.23919","author":[{"given":"Kiho","family":"Chung","sequence":"first","affiliation":[{"name":"Sungkyunkwan University,Department of Semiconductor and Display Engineering,Suwon,Republic of Korea"}]},{"given":"Youjin","family":"Choi","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University,Department of Electrical and Computer Engineering,Suwon,Republic of Korea"}]},{"given":"Donguk","family":"Seo","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University,Department of Electrical and Computer Engineering,Suwon,Republic of Korea"}]},{"given":"Yoonmyung","family":"Lee","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University,Department of Electrical and Computer Engineering,Suwon,Republic of Korea"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISSCC.2018.8310393"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/IRPS46558.2021.9405094"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185352"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/IRPS45951.2020.9128317"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/IEDM13553.2020.9371935"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/IRPS.2019.8720435"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/VLSIT.2016.7573411"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TCSI.2017.2749522"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993250.pdf?arnumber=10993250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:56:26Z","timestamp":1747893386000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":8,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993250","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}