{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:56:46Z","timestamp":1780675006801,"version":"3.54.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993259","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-2","source":"Crossref","is-referenced-by-count":3,"title":["HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement"],"prefix":"10.23919","author":[{"given":"Wanru","family":"Mao","sequence":"first","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hanjie","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guangyao","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianshuo","family":"Bai","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jingcheng","family":"Gu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Han","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xitong","family":"Yang","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aifei","family":"Zhang","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaohang","family":"Wei","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Meng","family":"Wang","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wang","family":"Kang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TASLP.2021.3066303"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-9129-3_8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2912200"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9061029"},{"key":"ref5","first-page":"252","article-title":"16.4 An 89TOPS\/W and 16.3 TOPS\/mm 2 All-Digital SRAM-Based Full-Precision Compute-in Memory Macro in 22nm for Machine-Learning Edge Applications","author":"Chih","year":"2021","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067305"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3222059"},{"key":"ref8","first-page":"136","article-title":"7.6 A 70.85\u201386.27 TOPS\/W PVT-Insensitive 8b Word-Wise ACIM with Post-Processing Relaxation","author":"Hsieh","year":"2023","journal-title":"ISSCC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.21437\/Interspeech.2020-2537"},{"key":"ref10","article-title":"Phase-Aware Speech Enhancement with Deep Complex -Net","author":"Choi","year":"2018","journal-title":"ICLR"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.21437\/Interspeech.2020-2631"},{"key":"ref12","author":"Li","year":"2021","journal-title":"Real-Time Monaural Speech Enhancement With Short-time Discrete Cosine Transform"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3349502"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICTA60488.2023.10363786"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2001.941023"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","location":"Lyon, France","start":{"date-parts":[[2025,3,31]]},"end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993259.pdf?arnumber=10993259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:59:18Z","timestamp":1747893558000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993259","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}