{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:40:06Z","timestamp":1747896006157,"version":"3.41.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB4400500"],"award-info":[{"award-number":["2022YFB4400500"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92373207,62104037"],"award-info":[{"award-number":["92373207,62104037"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008081","name":"Zhishan Young Scholar Support Program of Southeast University","doi-asserted-by":"publisher","award":["2242024RCB0052"],"award-info":[{"award-number":["2242024RCB0052"]}],"id":[{"id":"10.13039\/501100008081","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993276","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Multiscale Feature Attention and Transformer Based Congestion Prediction for Routability-Driven FPGA Macro Placement"],"prefix":"10.23919","author":[{"given":"Hao","family":"Gu","sequence":"first","affiliation":[{"name":"Southeast University,Dept. of National ASIC System Center,Nanjing,China"}]},{"given":"Xinglin","family":"Zheng","sequence":"additional","affiliation":[{"name":"Southeast University,Dept. of National ASIC System Center,Nanjing,China"}]},{"given":"Youwen","family":"Wang","sequence":"additional","affiliation":[{"name":"Southeast University,Dept. of National ASIC System Center,Nanjing,China"}]},{"given":"Keyu","family":"Peng","sequence":"additional","affiliation":[{"name":"Southeast University,Dept. of National ASIC System Center,Nanjing,China"}]},{"given":"Ziran","family":"Zhu","sequence":"additional","affiliation":[{"name":"Southeast University,Dept. of National ASIC System Center,Nanjing,China"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"Southeast University,Dept. of National ASIC System Center,Nanjing,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3053191"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712562"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364463"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2360453"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240843"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3373269"},{"key":"ref7","first-page":"1","article-title":"Pin accessibility and routing congestion aware drc hotspot prediction using graph neural network and u-net","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Baek","year":"2022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3168259"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299868"},{"key":"ref11","article-title":"DREAMPlaceFPGA-MP: An open-source gpu-accelerated macro placer for modern fpgas with cascade shapes and region constraints","author":"Xiong","year":"2023","journal-title":"arXiv preprint"},{"key":"ref12","article-title":"An image is worth 16\u00d716 words: Transformers for image recognition at scale","author":"Dosovitskiy","year":"2020","journal-title":"arXiv preprint"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24574-4_28"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00326"},{"key":"ref15","article-title":"Zynq ultrascale+ device technical reference manual","author":"Corporation","year":"2022","journal-title":"Online"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA62518.2024.10617535"}],"event":{"name":"2025 Design, Automation &amp; Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation &amp;amp; Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993276.pdf?arnumber=10993276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:01:11Z","timestamp":1747893671000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993276","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}