{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T11:18:05Z","timestamp":1762255085255,"version":"3.41.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"CHIMES, one of the seven centers in JUMP 2.0, a Semiconductor Research Corporation (SRC) program sponsored by DARPA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993279","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-2","source":"Crossref","is-referenced-by-count":2,"title":["On the Impact of Warpage on BEOL Geometry and Path Delays in Fan-out Wafer-Level Packaging"],"prefix":"10.23919","author":[{"given":"Dhruv","family":"Thapar","sequence":"first","affiliation":[{"name":"School of Electrical, Arizona State University (ASU),Computer and Energy Engineering, ASU Center for Semiconductor Microelectronics,AZ"}]},{"given":"Arjun","family":"Chaudhuri","sequence":"additional","affiliation":[{"name":"School of Electrical, Arizona State University (ASU),Computer and Energy Engineering, ASU Center for Semiconductor Microelectronics,AZ"}]},{"given":"Christopher","family":"Bailey","sequence":"additional","affiliation":[{"name":"School of Electrical, Arizona State University (ASU),Computer and Energy Engineering, ASU Center for Semiconductor Microelectronics,AZ"}]},{"given":"Ravi","family":"Mahajan","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"School of Electrical, Arizona State University (ASU),Computer and Energy Engineering, ASU Center for Semiconductor Microelectronics,AZ"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/ma14133723"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2017.2715185"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48203.2023.10117795"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ectc.2008.4550110"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2012.2192732"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3175953"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860606"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","start":{"date-parts":[[2025,3,31]]},"location":"Lyon, France","end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993279.pdf?arnumber=10993279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:42:55Z","timestamp":1747892575000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":8,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993279","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}