{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:37:38Z","timestamp":1773247058663,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T00:00:00Z","timestamp":1743379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4402200"],"award-info":[{"award-number":["2023YFB4402200"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92464206"],"award-info":[{"award-number":["92464206"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,31]]},"DOI":"10.23919\/date64628.2025.10993282","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:36:35Z","timestamp":1747848995000},"page":"1-7","source":"Crossref","is-referenced-by-count":3,"title":["A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals"],"prefix":"10.23919","author":[{"given":"Haoran","family":"Lu","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China,100871"}]},{"given":"Xun","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China,100871"}]},{"given":"Yanbang","family":"Chu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China,100871"}]},{"given":"Ziqiao","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China,100871"}]},{"given":"Rui","family":"Guo","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China,100871"}]},{"given":"Wanyue","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China,100871"}]},{"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China,100871"}]},{"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China,100871"}]},{"given":"Heng","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China,100871"}]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China,100871"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019349"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185211"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413867"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631392"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631379"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720528"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473897"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510618"},{"key":"ref9","first-page":"1","article-title":"A Routability-Driven Complimentary-FET (CFET) Standard Cell Synthesis Framework using SMT","volume-title":"2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Cheng","year":"2020"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1117\/12.2514571"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774720"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631460"}],"event":{"name":"2025 Design, Automation & Test in Europe Conference (DATE)","location":"Lyon, France","start":{"date-parts":[[2025,3,31]]},"end":{"date-parts":[[2025,4,2]]}},"container-title":["2025 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10992638\/10992588\/10993282.pdf?arnumber=10993282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:55:49Z","timestamp":1747893349000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10993282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,31]]},"references-count":12,"URL":"https:\/\/doi.org\/10.23919\/date64628.2025.10993282","relation":{},"subject":[],"published":{"date-parts":[[2025,3,31]]}}}